MBIST Implementation and Evaluation in FPGA Based on Low-Complexity March Algorithms

被引:0
|
作者
Jidin, Aiman Zakwan [1 ,2 ]
Hussin, Razaidi [2 ]
Lee, Weng Fook [3 ]
Mispan, Mohd Syafiq [1 ]
机构
[1] Univ Teknikal Malaysia Melaka, Fak Teknol & Kejuruteraan Elekt & Komputer, Durian Tunggal, Melaka, Malaysia
[2] Univ Malaysia Perlis, Fac Elect Engn & Technol, Arau 02600, Perlis, Malaysia
[3] Emerald Syst Design Ctr, George Town, Malaysia
关键词
Memory BIST; March AZ1; March AZ2; FPGA; design for testability; FAULTS;
D O I
10.1142/S0218126624501524
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
March algorithms are widely used in Memory Built-In Self-Test (MBIST) on-chip memory testing, providing linear test complexities that reduce the test time and cost. However, studies show that March algorithms with complexities lower than 18N have poor coverages of faults that have emerged with the advent of the nanometer process technologies and are more relevant to nowadays memories. New March AZ1 and March AZ2 algorithms, with 13N and 14N complexities, respectively, were introduced to provide optimum coverage of those faults and to produce a shorter test than an 18N-complexity test algorithm with a lesser area overhead, thus reducing chip manufacturing costs. This paper presents the implementation and validation of MBIST controllers that applied the March AZ1 and March AZ2 algorithms in a Field-Programmable Gate Array (FPGA) device. They were implemented in the Intel Max 10 DE10-Lite FPGA Development Board. A test generator was built in FPGA, as an alternative to the external tester, to provide test vectors required in initiating the test on the memory model using the implemented MBIST. The FPGA experimental tests demonstrated that they function correctly as the expected test sequences were observed. In addition, their fault detection abilities were also validated through tests on a fault-injected memory model, which shows that the implemented March AZ1 and March AZ2 provide 80.6% and 83.3% coverage of the intended faults, respectively, which outperform any other existing 14N-complexity March algorithms.
引用
收藏
页数:17
相关论文
共 50 条
  • [41] Low Voltage DCI Based Low Power VLSI Circuit Implementation on FPGA
    Pandey, Bishwajeet
    Kumar, Ravikant
    2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 128 - 131
  • [42] Design, Implementation, and Evaluation of Stochastic FIR Filters Based on FPGA
    Zihao Wang
    Tian Ban
    Circuits, Systems, and Signal Processing, 2023, 42 : 1142 - 1162
  • [43] Design and Implementation of Real-Time Localization Algorithms Based on FPGA for Positioning and Tracking
    Zhang, You-Sheng
    Chen, Tsung-Hsuan
    Chiou, Yih-Shyh
    Chen, Shih-Lun
    Chen, Wei-Ting
    Lin, Yang-Ke
    Wen, Fu-Jung
    Lin, Ting-Lan
    PROCEEDINGS OF THE 2019 IEEE EURASIA CONFERENCE ON IOT, COMMUNICATION AND ENGINEERING (ECICE), 2019, : 446 - 448
  • [44] Implementation of an FPGA-Based Motor Control with Low Resource Utilization
    Aydogmus, Omur
    Boztas, Gullu
    2019 4TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND THEIR APPLICATIONS (ICPEA), 2019,
  • [45] The Implementation of FIR Low-pass Filter Based on FPGA and DA
    Cui Guo-wei
    Wang Feng-ying
    PROCEEDINGS OF THE 2013 FOURTH INTERNATIONAL CONFERENCE ON INTELLIGENT CONTROL AND INFORMATION PROCESSING (ICICIP), 2013, : 604 - 608
  • [46] IO Standard Based Low Power Memory Design and Implementation on FPGA
    Kaur, Ravinder
    Kumar, Jagdish
    Nagah, Sumita
    Pandey, Bishwajeet
    Goswami, Kavita
    2015 2ND INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), 2015, : 1501 - 1505
  • [47] FPGA Embedded Implementation for Neutron Radiography Images Restoration Based on Tikhonov and TV Algorithms
    Saadi, Slami
    Guessoum, Abderrezak
    Bettayeb, Maamar
    PRZEGLAD ELEKTROTECHNICZNY, 2012, 88 (11A):
  • [48] Low complexity reconfigurable complex filters for PAPR reduction of OFDM signals: analysis, design and FPGA implementation
    Van-Nghia Tran
    IET COMMUNICATIONS, 2018, 12 (13) : 1531 - 1539
  • [49] High-Speed Low-Complexity Guided Image Filtering-Based Disparity Estimation
    Vala, Charan Kumar
    Immadisetty, Koushik
    Acharyya, Amit
    Leech, Charles
    Balagopal, Vibishna
    Merrett, Geoff V.
    Al-Hashimi, Bashir M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (02) : 606 - 617
  • [50] Low Area and Low Power FPGA Implementation of a DBSCAN-Based RF Modulation Classifier
    Gavin, Bill
    Deng, Tiantai
    Ball, Edward
    IEEE OPEN JOURNAL OF THE COMPUTER SOCIETY, 2024, 5 (50-61): : 50 - 61