MBIST Implementation and Evaluation in FPGA Based on Low-Complexity March Algorithms

被引:0
|
作者
Jidin, Aiman Zakwan [1 ,2 ]
Hussin, Razaidi [2 ]
Lee, Weng Fook [3 ]
Mispan, Mohd Syafiq [1 ]
机构
[1] Univ Teknikal Malaysia Melaka, Fak Teknol & Kejuruteraan Elekt & Komputer, Durian Tunggal, Melaka, Malaysia
[2] Univ Malaysia Perlis, Fac Elect Engn & Technol, Arau 02600, Perlis, Malaysia
[3] Emerald Syst Design Ctr, George Town, Malaysia
关键词
Memory BIST; March AZ1; March AZ2; FPGA; design for testability; FAULTS;
D O I
10.1142/S0218126624501524
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
March algorithms are widely used in Memory Built-In Self-Test (MBIST) on-chip memory testing, providing linear test complexities that reduce the test time and cost. However, studies show that March algorithms with complexities lower than 18N have poor coverages of faults that have emerged with the advent of the nanometer process technologies and are more relevant to nowadays memories. New March AZ1 and March AZ2 algorithms, with 13N and 14N complexities, respectively, were introduced to provide optimum coverage of those faults and to produce a shorter test than an 18N-complexity test algorithm with a lesser area overhead, thus reducing chip manufacturing costs. This paper presents the implementation and validation of MBIST controllers that applied the March AZ1 and March AZ2 algorithms in a Field-Programmable Gate Array (FPGA) device. They were implemented in the Intel Max 10 DE10-Lite FPGA Development Board. A test generator was built in FPGA, as an alternative to the external tester, to provide test vectors required in initiating the test on the memory model using the implemented MBIST. The FPGA experimental tests demonstrated that they function correctly as the expected test sequences were observed. In addition, their fault detection abilities were also validated through tests on a fault-injected memory model, which shows that the implemented March AZ1 and March AZ2 provide 80.6% and 83.3% coverage of the intended faults, respectively, which outperform any other existing 14N-complexity March algorithms.
引用
收藏
页数:17
相关论文
共 50 条
  • [1] Generation of New Low-Complexity March Algorithms for Optimum Faults Detection in SRAM
    Jidin, Aiman Zakwan
    Hussin, Razaidi
    Fook, Lee Weng
    Mispan, Mohd Syafiq
    Zakaria, Nor Azura
    Ying, Loh Wan
    Zamin, Norshuhani
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (08) : 2738 - 2751
  • [2] Implementing a Low-Complexity Steganography System on FPGA
    Wei, Jiayuan
    Quan, Zhou
    Hu, Yanlang
    Liu, Juanni
    Zhang, Hua
    Liu, Mengyao
    2021 9TH INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND WIRELESS OPTICAL COMMUNICATIONS (ICWOC), 2021, : 64 - 68
  • [3] A Proposition of 600 Mbps WLAN-Like System with Low-Complexity MIMO Decoder for FPGA Implementation
    Syafei, Wahyul Amien
    Nagao, Yuhei
    Imashioya, Ryuta
    Kurosaki, Masayuki
    Sai, Baiko
    Ochi, Hiroshi
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2011, E94B (02) : 491 - 498
  • [4] Low Complexity FBMC Transceiver for FPGA Implementation
    Varga, Lajos
    Kollar, Zsolt
    2013 23RD INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA), 2013, : 219 - 223
  • [5] A low-complexity peak cancellation scheme and its FPGA implementation for peak-to-average power ratio reduction
    Song, Jiajia
    Ochiai, Hideki
    EURASIP JOURNAL ON WIRELESS COMMUNICATIONS AND NETWORKING, 2015,
  • [6] A low-complexity peak cancellation scheme and its FPGA implementation for peak-to-average power ratio reduction
    Jiajia Song
    Hideki Ochiai
    EURASIP Journal on Wireless Communications and Networking, 2015
  • [7] Evaluation of stereo correspondence algorithms and their implementation on FPGA
    Colodro-Conde, Carlos
    Javier Toledo-Moreo, F.
    Toledo-Moreo, Rafael
    Javier Martinez-Alvarez, J.
    Garrigos Guerrero, Javier
    Manuel Ferrandez-Vicente, J.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2014, 60 (01) : 22 - 31
  • [8] A low-complexity decoder based on LDPC
    Yun Feilong
    Zhu Hongpeng
    Du Feng
    Lv Jing
    Proceedings of the 2016 3rd International Conference on Mechatronics and Information Technology (ICMIT), 2016, 49 : 292 - 296
  • [9] Towards an FPGA-Based HEVC Encoder: A Low-Complexity Rate Distortion Scheme for AMVP
    Abdelsalam, Ahmed M.
    Shalaby, Ahmed
    Sayed, Mohammed S.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (10) : 4207 - 4226
  • [10] Towards an FPGA-Based HEVC Encoder: A Low-Complexity Rate Distortion Scheme for AMVP
    Ahmed M. Abdelsalam
    Ahmed Shalaby
    Mohammed S. Sayed
    Circuits, Systems, and Signal Processing, 2017, 36 : 4207 - 4226