A symmetric neural cryptographic key generation scheme for Iot security

被引:1
作者
Sarkar, Arindam [1 ]
机构
[1] Ramakrishna Mission Vidyamandira, Dept Comp Sci & Elect, Howrah 711202, W Bengal, India
关键词
Triple layer vector-valued neural network (TLVVNN); Internet-of-things (IoT); Critical energy infrastructures (CEI); Harris Hawk optimization (HHO); AGREEMENT; PROTOCOL;
D O I
10.1007/s10489-022-03904-7
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The use of CMOS technology to generate neural session keys is presented in this research for incorporation with the Internet of Things (IoT) to improve security. Emerging technology advancements in the IoT era have enabled better tactics to exacerbate energy efficiency and security difficulties. Current safety solutions do not effectively address the security of IoT. Regarding IoT integration, a tiny logic area ASIC design of a re-keying enabled Triple Layer Vector-Valued Neural Network (TLVVNN) is presented utilizing CMOS designs with measurements of 65 and 130 nanometers. There hasn't been much study into optimizing the value of neural weights for faster neural synchronization. Harris' Hawks is used in this instance to optimize the neural network's weight vector for faster coordination. Once this process is completed, the synchronized weight becomes the session key. This method offers several advantages, namely (1) production of the session key by mutual neural synchronization over the public channel is one of the advantages of this technology. (2) It facilitates Hawks-based neural weight vector optimization for faster neural synchronization across public channels. (3) As per behavioral modeling, the synchronization duration might be reduced from 1.25 ms to less than 0.7 ms for a 20% weight imbalance in the re-keying phase. (4) Geometric, brute force, and majority attacks are all prohibited. Experiments to validate the suggested method's functionality are carried out, and the results show that the proposed approach outperforms current similar techniques in terms of efficiency.
引用
收藏
页码:9344 / 9367
页数:24
相关论文
共 29 条
  • [1] Boyd Colin., 2013, PROTOCOLS AUTHENTICA
  • [2] The Impact of the TPM Weights Distribution on Network Synchronization Time
    Dolecki, Michal
    Kozera, Ryszard
    [J]. COMPUTER INFORMATION SYSTEMS AND INDUSTRIAL MANAGEMENT, 2015, 9339 : 451 - 460
  • [3] Neural Cryptography Based on Complex-Valued Neural Network
    Dong, Tao
    Huang, Tingwen
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2020, 31 (11) : 4999 - 5004
  • [4] Reducing Rekeying Time Using an Integrated Group Key Agreement Scheme
    Gu, Xiaozhuo
    Zhao, Youjian
    Yang, Jianzu
    [J]. JOURNAL OF COMMUNICATIONS AND NETWORKS, 2012, 14 (04) : 418 - 428
  • [5] Harris hawks optimization: Algorithm and applications
    Heidari, Ali Asghar
    Mirjalili, Seyedali
    Faris, Hossam
    Aljarah, Ibrahim
    Mafarja, Majdi
    Chen, Huiling
    [J]. FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2019, 97 : 849 - 872
  • [6] A CONFERENCE KEY DISTRIBUTION-SYSTEM
    INGEMARSSON, I
    TANG, DT
    WONG, CK
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 1982, 28 (05) : 714 - 720
  • [7] Flexible Robust Group Key Agreement
    Jarecki, Stanislaw
    Kim, Jihye
    Tsudik, Gene
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2011, 22 (05) : 879 - 886
  • [8] Neural Cryptography Based on Generalized Tree Parity Machine for Real-Life Systems
    Jeong, Sooyong
    Park, Cheolhee
    Hong, Dowon
    Seo, Changho
    Jho, Namsu
    [J]. SECURITY AND COMMUNICATION NETWORKS, 2021, 2021
  • [9] Joux A, 2000, LECT NOTES COMPUT SC, V1838, P385
  • [10] A true random bit generator based on a memristive chaotic circuit: Analysis, design and FPGA implementation
    Karakaya, Baris
    Gulten, Arif
    Frasca, Mattia
    [J]. CHAOS SOLITONS & FRACTALS, 2019, 119 : 143 - 149