Ferroelectric Tunnel Thin-Film Transistor for Synaptic Applications

被引:1
作者
Ma, William Cheng-Yu [1 ]
Su, Chun-Jung [2 ]
Kao, Kuo-Hsing [3 ]
Cho, Ta-Chun [4 ]
Guo, Jing-Qiang [1 ]
Wu, Cheng-Jun [1 ]
Wu, Po-Ying [1 ]
Hung, Jia-Yuan [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 804, Taiwan
[2] Natl Yang Ming Chiao Tung Univ, Dept Electrophys, Hsinchu 30010, Taiwan
[3] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 701, Taiwan
[4] Taiwan Semicond Res Inst, Hsinchu 300, Taiwan
关键词
tunnel transistor; thin-film transistor; ferroelectric memory; synaptic device; IMPACTS; MEMORY; STRESS;
D O I
10.1149/2162-8777/acd212
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this work, a ferroelectric tunnel thin-film transistor (FeT-TFT) with polycrystalline-silicon (poly-Si) channel and ferroelectric HfZrOx gate dielectric is demonstrated with analog memory characteristics for the application of synaptic devices. The FeT-TFT exhibits a much lower conduction current of similar to 0.032 times in transfer characteristics and maximum conductance (G(d)) of similar to 0.14 to 0.2 times in potentiation and depression operation than the FeTFT due to FeT-TFT's carrier transport mechanism: interband tunneling. This work employed pulse widths of 75, 150, and 300 ns to modulate G(d), and it was found that using a pulse width of 75 ns could achieve low asymmetry similar to 1 and high G(d) ratio similar to 20.63 under the consideration of operation speed. When the pulse time is increased, the potentiation and depression voltages can be significantly decreased to maintain the low asymmetry, but the G(d) ratio is also reduced. In addition, the endurance characteristic of poly-Si FeT-TFT is found to be strongly related to the degradation effect of subthreshold swing due to the dynamic stress effect in the endurance measurement. This result reveals that the reliability of ferroelectric devices is not only owing to the degradation of the remanent polarization.
引用
收藏
页数:6
相关论文
共 34 条
  • [1] High Endurance Ferroelectric Hafnium Oxide-Based FeFET Memory Without Retention Penalty
    Ali, T.
    Polakowski, P.
    Riedel, S.
    Buettner, T.
    Kaempfe, T.
    Rudolph, M.
    Paetzold, B.
    Seidel, K.
    Loehr, D.
    Hoffmann, R.
    Czernohorsky, M.
    Kuehnel, K.
    Steinke, P.
    Calvo, J.
    Zimmermann, K.
    Mueller, J.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (09) : 3769 - 3774
  • [2] Technological Benchmark of Analog Synaptic Devices for Neuroinspired Architectures
    Chen, Pai-Yu
    Yu, Shimeng
    [J]. IEEE DESIGN & TEST, 2019, 36 (03) : 31 - 38
  • [3] High-performance poly-Si TFT with ultra-thin channel film and gate oxide for low-power application
    Chen, Yi-Hsuan
    Ma, William Cheng-Yu
    Chao, Tien-Sheng
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2015, 30 (10)
  • [4] Impact of Crystallization Method on Poly-Si Tunnel FETs
    Chen, Yi-Hsuan
    Ma, William Cheng-Yu
    Lin, Jer-Yi
    Lin, Chun-Yen
    Hsu, Po-Yang
    Huang, Chi-Yuan
    Chao, Tien-Sheng
    [J]. IEEE ELECTRON DEVICE LETTERS, 2015, 36 (10) : 1060 - 1062
  • [5] Demonstration of synaptic characteristics of polycrystalline-silicon ferroelectric thin-film transistor for application of neuromorphic computing
    Cheng-Yu, William
    Su, Chun-Jung
    Lee, Yao-Jen
    Kao, Kuo-Hsing
    Chang, Ting-Hsuan
    Chang, Jui-Che
    Wu, Pin-Hua
    Yen, Cheng-Lun
    Lin, Ju-Heng
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (04)
  • [6] Performance Improvement of Poly-Si Tunnel FETs by Trap Density Reduction
    Cheng-Yu, William
    Chen, Yi-Hsuan
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (02) : 864 - 868
  • [7] AND Flash Array Based on Charge Trap Flash for Implementation of Convolutional Neural Networks
    Choi, Hyun-Seok
    Kim, Hyungjin
    Lee, Jong-Ho
    Park, Byung-Gook
    Kim, Yoon
    [J]. IEEE ELECTRON DEVICE LETTERS, 2020, 41 (11) : 1653 - 1656
  • [8] Florent K, 2018, INT EL DEVICES MEET, DOI 10.1109/IEDM.2018.8614710
  • [9] Florent K, 2017, S VLSI TECH, pT158, DOI [10.23919/VLSIT.2017.7998162, 10.23919/vlsit.2017.7998162]
  • [10] Ferroelectric HfZrO2 With Electrode Engineering and Stimulation Schemes as Symmetric Analog Synaptic Weight Element for Deep Neural Network Training
    Hsiang, K. -Y.
    Liao, C. -Y.
    Chen, K. -T.
    Lin, Y. -Y.
    Chueh, C. -Y.
    Chang, C.
    Tseng, Y. -J.
    Yang, Y. -J.
    Chang, S. T.
    Liao, M. -H.
    Hou, T. -H.
    Wu, C. -H.
    Ho, C. -C.
    Chiu, J. -P.
    Chang, C. -S.
    Lee, M. H.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (10) : 4201 - 4207