The Case for Performance Interfaces for Hardware Accelerators

被引:2
作者
Iyer, Rishabh [1 ]
Ma, Jiacheng [1 ]
Argyraki, Katerina [1 ]
Candea, George [1 ]
Ratnasamy, Sylvia [2 ]
机构
[1] Ecole Polytech Fed Lausanne, Lausanne, Switzerland
[2] Univ Calif Berkeley, Berkeley, CA USA
来源
PROCEEDINGS OF THE 19TH WORKSHOP ON HOT TOPICS IN OPERATING SYSTEMS, HOTOS 2023 | 2023年
关键词
D O I
10.1145/3593856.3595904
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
While systems designers are increasingly turning to hardware accelerators for performance gains, realizing these gains is painstaking and error-prone. It can take several person-months to determine if a given accelerator is a good fit for a given piece of code, and accelerators that cost millions of dollars to build can slow down the very systems they were designed to accelerate. We argue that hardware accelerators must come with performance interfaces-interfaces that provide usable information about the accelerator's performance behavior just like semantic interfaces do for functionality-to facilitate their correct use. Since accelerators do not provide new functionality and are only useful if they improve system performance, performance interfaces are as integral to their correct use as semantic interfaces.
引用
收藏
页码:38 / 45
页数:8
相关论文
共 66 条
  • [11] [Anonymous], 2018, ADV NEURAL INFORM PR, V31
  • [12] [Anonymous], NVIDIA BlueField-2 DPU
  • [13] [Anonymous], The Slowing of Moore's Law and its Impact
  • [14] [Anonymous], The Problem with Benchmarking Hardware
  • [15] [Anonymous], Netronome Agilio OVS Benchmarking
  • [16] Athalye A, 2022, PROCEEDINGS OF THE 16TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, OSDI 2022, P503
  • [17] A Case for Accelerating Software RTL Simulation
    Beamer, Scott
    [J]. IEEE MICRO, 2020, 40 (04) : 112 - 119
  • [18] Boran N. K., 2019, INT S VLSI DES TEST
  • [19] Classification based scheduling in Heterogeneous ISA Architectures
    Boran, Nirmal Kumar
    Yadav, Dinesh Kumar
    Iyer, Rishabh
    [J]. 2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,
  • [20] Carin Lawrence, 2021, arXiv