ReNo: novel switch architecture for reliability improvement of NoCs

被引:1
作者
Shirmohammadi, Zahra [2 ]
Allivand, Yassin [1 ]
Mozaffari, Fereshteh [1 ]
Patooghy, Ahmad [1 ,3 ]
Jalal, Mona [1 ]
Abharian, Sanaz Kazemi [1 ]
机构
[1] Sharif Univ Technol, Tehran, Iran
[2] Shahid Rajaee Teacher Training Univ, Dept Comp Engn, Tehran, Iran
[3] North Carolina A&T State Univ, Dept Comp Syst Technol, Greensboro, NC USA
关键词
Network-on-Chip; Fault; Reconfiguration; Switch; FAULT-TOLERANT ARCHITECTURE; NETWORKS; DESIGN;
D O I
10.1007/s11227-022-04732-9
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Using of nano-scale Very Large-Scale Integration technologies in Network-on-Chips (NoCs), switches and communication wires of NoCs are sensitive to transient faults. In the architecture of NoCs, switches play an important role in the correct and reliable functions of NoCs against transient faults. The most important transient faults in NoCs are crosstalk faults in wires and Single Event Upset (SEU) and Multipl Event Upset (MBU) faults in buffers. In order to provide reliable switch, we propose a new reconfigurable switch architecture named ReNo to make NoCs more resilience to transient faults. ReNo is able to work in four configurations with several levels of reliability. As a result, local configuration controller logic is used to preserve against transient faults. In ReNo architecture, when a controller finds a high error rate, it configures the switch to a high reliability mode. In this way, imposed performance and power overheads to the switch are minimized. Simulation results which are obtained by Orion patch for power estimation show a significant reliability improvement with a meager performance and power saving at least 20% is achieved in proposed switch architecture, with improvement to state-of-the-art mechanisms.
引用
收藏
页码:2801 / 2818
页数:18
相关论文
共 29 条
[1]   Modeling and analysis of crosstalk noise in coupled RLC interconnects [J].
Agarwal, K ;
Sylvester, D ;
Blaauw, D .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 25 (05) :892-901
[2]  
Ahmad B, 2006, AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, P405
[3]  
[Anonymous], INT TECHNOLOGY ROADM
[4]   Adaptive fault-tolerant architecture and routing algorithm for reliable many-core 3D-NoC systems [J].
Ben Ahmed, Akram ;
Ben Abdallah, Abderazek .
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2016, 93-94 :30-43
[5]   Networks on chips: A new SoC paradigm [J].
Benini, L ;
De Micheli, G .
COMPUTER, 2002, 35 (01) :70-+
[6]  
Bharathi S, 2020, J AMB INTEL HUM COMP, P1
[7]   A low-overhead soft-hard fault-tolerant architecture, design and management scheme for reliable high-performance many-core 3D-NoC systems [J].
Dang, Khanh N. ;
Meyer, Michael ;
Okuyama, Yuichi ;
Ben Abdallah, Abderazek .
JOURNAL OF SUPERCOMPUTING, 2017, 73 (06) :2705-2729
[8]  
Doppa JR, 2017, P 11 IEEEACM INT S N
[9]   Efficient On-Chip Crosstalk Avoidance CODEC Design [J].
Duan, Chunjie ;
Calle, Victor H. Cordero ;
Khatri, Sunil P. .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (04) :551-560
[10]  
Ebrahimi M, 2013, ICCAD-IEEE ACM INT, P61, DOI 10.1109/ICCAD.2013.6691098