Scaling of MoS2 Transistors and Inverters to Sub-10 nm Channel Length with High Performance

被引:18
|
作者
Tian, Jinpeng [1 ,2 ,3 ]
Wang, Qinqin [1 ,2 ,3 ]
Huang, Xudan [1 ,2 ,3 ]
Tang, Jian [1 ,2 ,3 ]
Chu, Yanbang [1 ,2 ,3 ]
Wang, Shuopei [1 ,2 ,3 ]
Shen, Cheng [1 ,2 ,3 ]
Zhao, Yancong [1 ,2 ,3 ]
Li, Na [3 ,4 ]
Liu, Jieying [1 ,2 ,3 ]
Ji, Yiru [1 ,2 ,3 ]
Huang, Biying [1 ,2 ,3 ]
Peng, Yalin [1 ,2 ,3 ]
Yang, Rong [1 ,2 ,3 ]
Yang, Wei [1 ,2 ,3 ,4 ]
Watanabe, Kenji [1 ,2 ,3 ,5 ]
Taniguchi, Takashi [1 ,2 ,3 ,5 ]
Bai, Xuedong [1 ,2 ,3 ]
Shi, Dongxia [1 ,2 ,3 ]
Du, Luojun [1 ,2 ,3 ]
Zhang, Guangyu [1 ,2 ,3 ,4 ]
机构
[1] Chinese Acad Sci, Beijing Natl Lab Condensed Matter Phys, Beijing 100190, Peoples R China
[2] Chinese Acad Sci, Inst Phys, Beijing 100190, Peoples R China
[3] Univ Chinese Acad Sci, Sch Phys Sci, Beijing 100190, Peoples R China
[4] Songshan Lake Mat Lab, Dongguan 523808, Peoples R China
[5] Natl Inst Mat Sci, 1-1 Namiki, Tsukuba 3050044, Japan
基金
美国国家科学基金会; 国家重点研发计划;
关键词
MoS2; ultrascaled transistor; heterostructure undercut technique; sub-10 nm channel length; superior performances; inverter; GRAPHENE; ELECTRONICS; CONTACT; LIMIT;
D O I
10.1021/acs.nanolett.3c00031
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Two-dimensional (2D) semiconductors such as mono-layer molybdenum disulfide (MoS2) are promising building blocks for ultrascaled field effect transistors (FETs), benefiting from their atomic thickness, dangling-bond-free flat surface, and excellent gate controll-ability. However, despite great prospects, the fabrication of 2D ultrashort channel FETs with high performance and uniformity remains a challenge. Here, we report a self-encapsulated heterostructure undercut technique for the fabrication of sub-10 nm channel length MoS2 FETs. The fabricated 9 nm channel MoS2 FETs exhibit superior performances compared with sub-15 nm channel length including the competitive on -state current density of 734/433 mu A/mu m at VDS = 2/1 V, record-low DIBL of similar to 50 mV/V, and superior on/off ratio of 3 x 107 and low subthreshold swing of similar to 100 mV/dec. Furthermore, the ultrashort channel MoS2 FETs fabricated by this new technique show excellent homogeneity. Thanks to this, we scale the monolayer inverter down to sub-10 nm channel length.
引用
收藏
页码:2764 / 2770
页数:7
相关论文
共 50 条
  • [41] Sub-10 nm Tunable Hybrid Dielectric Engineering on MoS2 for Two-Dimensional Material-Based Devices
    Cheng, Lanxia
    Lee, Jaebeom
    Zhu, Hui
    Rayichandran, Arul Vigneswar
    Wang, Qingxiao
    Lucero, Antonio T.
    Kim, Moon J.
    Wallace, Robert M.
    Colombo, Luigi
    Kim, Jiyoung
    ACS NANO, 2017, 11 (10) : 10243 - 10252
  • [42] Investigation of Optimal Architecture of MoS2 Channel Field-Effect Transistors on a Sub-2 nm Process Node
    Park, Jihun
    Jung, Hanggyo
    Kwon, Wookyung
    Choi, Gunhee
    Chang, Jeesoo
    Jeon, Jongwook
    ACS APPLIED ELECTRONIC MATERIALS, 2023, 5 (04) : 2239 - 2248
  • [43] High Performance, Sub-thermionic MoS2 Transistors using Tunable Schottky Contacts
    Bhattacharjee, S.
    Ganapathi, K. L.
    Mohan, S.
    Bhat, N.
    2018 76TH DEVICE RESEARCH CONFERENCE (DRC), 2018,
  • [44] Suppression of short channel effects in ferroelectric Si junctionless transistors with a sub-10 nm gate length defined by helium ion beam lithography
    Chang, Teng-Jan
    Wang, Ting-Yun
    Wang, Chin-, I
    Huang, Zheng-da
    Jiang, Yu-Sen
    Chou, Chun-Yi
    Kao, Wei-Chung
    Chen, Miin-Jang
    JOURNAL OF MATERIALS CHEMISTRY C, 2021, 9 (26) : 8285 - 8293
  • [45] Static and Dynamic Performance of Complementary Inverters Based on Nanosheet α-MoTe2 p -Channel and MoS2 n-Channel Transistors
    Pezeshki, Atiye
    Shokouh, Seyed Hossein Hosseini
    Jeon, Pyo Jin
    Shackery, Iman
    Kim, Jin Sung
    Oh, Il-Kwon
    Jun, Seong Chan
    Kim, Hyungjun
    Im, Seongil
    ACS NANO, 2016, 10 (01) : 1118 - 1125
  • [46] The Impact of Increased Deformation Potential at MOS Interface on Quasi-Ballistic Transport in Ultrathin Channel MOSFETs Scaled down to Sub-10 nm Channel Length
    Koba, S.
    Ishida, R.
    Kubota, Y.
    Tsuchiya, H.
    Kamakura, Y.
    Mori, N.
    Ogawa, M.
    2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
  • [47] Ferroelectrically gated sub-6 nm monolayer MoS2 transistors for high-performance and low-power applications
    Yuan, Jin
    Dai, Jian-Qing
    Zhao, Miao-Wei
    Zhong, Yun-Ya
    Deng, Da-Wei
    JOURNAL OF MATERIALS CHEMISTRY C, 2025, 13 (03) : 1488 - 1498
  • [48] 10 nm Nominal Channel Length MoS2 FETs with EOT 2.5 nm and 0.52 mA/μm Drain Current
    Yang, L.
    Lee, R. T. P.
    Rao, S. S. Papa
    Tsai, W.
    Ye, P. D.
    2015 73RD ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2015, : 237 - 238
  • [49] Electrical characterization of electron beam induced damage on sub-10 nm n-channel MOS transistors using nano-probing technique
    Kang, Jonghyuk
    Lee, Sungho
    Choi, Byoungdeog
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (11)
  • [50] 10-nm channel length pentacene transistors
    Lee, JB
    Chang, PC
    Liddle, JA
    Subramanian, V
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (08) : 1874 - 1879