Scaling of MoS2 Transistors and Inverters to Sub-10 nm Channel Length with High Performance

被引:18
|
作者
Tian, Jinpeng [1 ,2 ,3 ]
Wang, Qinqin [1 ,2 ,3 ]
Huang, Xudan [1 ,2 ,3 ]
Tang, Jian [1 ,2 ,3 ]
Chu, Yanbang [1 ,2 ,3 ]
Wang, Shuopei [1 ,2 ,3 ]
Shen, Cheng [1 ,2 ,3 ]
Zhao, Yancong [1 ,2 ,3 ]
Li, Na [3 ,4 ]
Liu, Jieying [1 ,2 ,3 ]
Ji, Yiru [1 ,2 ,3 ]
Huang, Biying [1 ,2 ,3 ]
Peng, Yalin [1 ,2 ,3 ]
Yang, Rong [1 ,2 ,3 ]
Yang, Wei [1 ,2 ,3 ,4 ]
Watanabe, Kenji [1 ,2 ,3 ,5 ]
Taniguchi, Takashi [1 ,2 ,3 ,5 ]
Bai, Xuedong [1 ,2 ,3 ]
Shi, Dongxia [1 ,2 ,3 ]
Du, Luojun [1 ,2 ,3 ]
Zhang, Guangyu [1 ,2 ,3 ,4 ]
机构
[1] Chinese Acad Sci, Beijing Natl Lab Condensed Matter Phys, Beijing 100190, Peoples R China
[2] Chinese Acad Sci, Inst Phys, Beijing 100190, Peoples R China
[3] Univ Chinese Acad Sci, Sch Phys Sci, Beijing 100190, Peoples R China
[4] Songshan Lake Mat Lab, Dongguan 523808, Peoples R China
[5] Natl Inst Mat Sci, 1-1 Namiki, Tsukuba 3050044, Japan
基金
美国国家科学基金会; 国家重点研发计划;
关键词
MoS2; ultrascaled transistor; heterostructure undercut technique; sub-10 nm channel length; superior performances; inverter; GRAPHENE; ELECTRONICS; CONTACT; LIMIT;
D O I
10.1021/acs.nanolett.3c00031
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Two-dimensional (2D) semiconductors such as mono-layer molybdenum disulfide (MoS2) are promising building blocks for ultrascaled field effect transistors (FETs), benefiting from their atomic thickness, dangling-bond-free flat surface, and excellent gate controll-ability. However, despite great prospects, the fabrication of 2D ultrashort channel FETs with high performance and uniformity remains a challenge. Here, we report a self-encapsulated heterostructure undercut technique for the fabrication of sub-10 nm channel length MoS2 FETs. The fabricated 9 nm channel MoS2 FETs exhibit superior performances compared with sub-15 nm channel length including the competitive on -state current density of 734/433 mu A/mu m at VDS = 2/1 V, record-low DIBL of similar to 50 mV/V, and superior on/off ratio of 3 x 107 and low subthreshold swing of similar to 100 mV/dec. Furthermore, the ultrashort channel MoS2 FETs fabricated by this new technique show excellent homogeneity. Thanks to this, we scale the monolayer inverter down to sub-10 nm channel length.
引用
收藏
页码:2764 / 2770
页数:7
相关论文
共 50 条
  • [1] Performance Upper Limit of sub-10 nm Monolayer MoS2 Transistors
    Ni, Zeyuan
    Ye, Meng
    Ma, Jianhua
    Wang, Yangyang
    Quhe, Ruge
    Zheng, Jiaxin
    Dai, Lun
    Yu, Dapeng
    Shi, Junjie
    Yang, Jinbo
    Watanabe, Satoshi
    Lu, Jing
    ADVANCED ELECTRONIC MATERIALS, 2016, 2 (09):
  • [2] MoS2 Field-Effect Transistor with Sub-10 nm Channel Length
    Nourbakhsh, Amirhasan
    Zubair, Ahmad
    Sajjad, Redwan N.
    Tavakkoli, Amir K. G.
    Chen, Wei
    Fang, Shiang
    Ling, Xi
    Kong, Jing
    Dresselhaus, Mildred S.
    Kaxiras, Efthimios
    Berggren, Karl K.
    Antoniadis, Dimitri
    Palacios, Tomas
    NANO LETTERS, 2016, 16 (12) : 7798 - 7806
  • [3] Performance Upper Limit of Sub-10 nm Monolayer MoS2 Transistors with MoS2-Mo Electrodes
    Zhao, Yiwei
    Li, Yan
    Ma, Fei
    JOURNAL OF PHYSICAL CHEMISTRY C, 2022, 126 (29): : 12100 - 12112
  • [4] Few-Layered MoS2 Field-Effect Transistors with a Vertical Channel of Sub-10 nm
    Zou, Xiao
    Liu, Lu
    Xu, Jingping
    Wang, Hongjiu
    Tang, Wing-Man
    ACS APPLIED MATERIALS & INTERFACES, 2020, 12 (29) : 32943 - 32950
  • [5] Comprehensive Study of Contact Length Scaling Down to 12 nm With Monolayer MoS2 Channel Transistors
    Wu, Wen-Chia
    Hung, Terry Y. T.
    Sathaiya, D. Mahaveer
    Arutchelvan, Goutham
    Hsu, Chen-Feng
    Su, Sheng-Kai
    Chou, Ang Sheng
    Chen, Edward
    Shen, Yun-Yang
    Liew, San Lin
    Hou, Vincent
    Lee, T. Y.
    Cai, Jin
    Wu, Chung-Cheng
    Wu, Jeff
    Wong, H. -S. Philip
    Cheng, Chao-Ching
    Chang, Wen-Hao
    Radu, Iuliana P.
    Chien, Chao-Hsin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (12) : 6680 - 6686
  • [6] Scaling aligned carbon nanotube transistors to a sub-10 nm node
    Lin, Yanxia
    Cao, Yu
    Ding, Sujuan
    Zhang, Panpan
    Xu, Lin
    Liu, Chenchen
    Hu, Qianlan
    Jin, Chuanhong
    Peng, Lian-Mao
    Zhang, Zhiyong
    NATURE ELECTRONICS, 2023, 6 (07) : 506 - 515
  • [7] Scaling aligned carbon nanotube transistors to a sub-10 nm node
    Yanxia Lin
    Yu Cao
    Sujuan Ding
    Panpan Zhang
    Lin Xu
    Chenchen Liu
    Qianlan Hu
    Chuanhong Jin
    Lian-Mao Peng
    Zhiyong Zhang
    Nature Electronics, 2023, 6 : 506 - 515
  • [8] Sub-10 nm Monolayer MoS2 Transistors Using Single-Walled Carbon Nanotubes as an Evaporating Mask
    Xiao, Xiaoyang
    Chen, Mo
    Zhang, Jin
    Zhang, Tianfu
    Zhang, Lihui
    Jin, Yuanhao
    Wang, Jiaping
    Jiang, Kaili
    Fan, Shoushan
    Li, Qunqing
    ACS APPLIED MATERIALS & INTERFACES, 2019, 11 (12) : 11612 - 11617
  • [9] Channel Length Scaling of MoS2 MOSFETs
    Liu, Han
    Neal, Adam T.
    Ye, Peide D.
    ACS NANO, 2012, 6 (10) : 8563 - 8569
  • [10] Boosting the Photoluminescence of Monolayer MoS2 on High-Density Nanodimer Arrays with Sub-10 nm Gap
    Hao, Qi
    Pang, Jinbo
    Zhang, Yang
    Wang, Jiawei
    Ma, Libo
    Schmidt, Oliver G.
    ADVANCED OPTICAL MATERIALS, 2018, 6 (02):