Scaling of MoS2 Transistors and Inverters to Sub-10 nm Channel Length with High Performance

被引:19
|
作者
Tian, Jinpeng [1 ,2 ,3 ]
Wang, Qinqin [1 ,2 ,3 ]
Huang, Xudan [1 ,2 ,3 ]
Tang, Jian [1 ,2 ,3 ]
Chu, Yanbang [1 ,2 ,3 ]
Wang, Shuopei [1 ,2 ,3 ]
Shen, Cheng [1 ,2 ,3 ]
Zhao, Yancong [1 ,2 ,3 ]
Li, Na [3 ,4 ]
Liu, Jieying [1 ,2 ,3 ]
Ji, Yiru [1 ,2 ,3 ]
Huang, Biying [1 ,2 ,3 ]
Peng, Yalin [1 ,2 ,3 ]
Yang, Rong [1 ,2 ,3 ]
Yang, Wei [1 ,2 ,3 ,4 ]
Watanabe, Kenji [1 ,2 ,3 ,5 ]
Taniguchi, Takashi [1 ,2 ,3 ,5 ]
Bai, Xuedong [1 ,2 ,3 ]
Shi, Dongxia [1 ,2 ,3 ]
Du, Luojun [1 ,2 ,3 ]
Zhang, Guangyu [1 ,2 ,3 ,4 ]
机构
[1] Chinese Acad Sci, Beijing Natl Lab Condensed Matter Phys, Beijing 100190, Peoples R China
[2] Chinese Acad Sci, Inst Phys, Beijing 100190, Peoples R China
[3] Univ Chinese Acad Sci, Sch Phys Sci, Beijing 100190, Peoples R China
[4] Songshan Lake Mat Lab, Dongguan 523808, Peoples R China
[5] Natl Inst Mat Sci, 1-1 Namiki, Tsukuba 3050044, Japan
基金
美国国家科学基金会; 国家重点研发计划;
关键词
MoS2; ultrascaled transistor; heterostructure undercut technique; sub-10 nm channel length; superior performances; inverter; GRAPHENE; ELECTRONICS; CONTACT; LIMIT;
D O I
10.1021/acs.nanolett.3c00031
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Two-dimensional (2D) semiconductors such as mono-layer molybdenum disulfide (MoS2) are promising building blocks for ultrascaled field effect transistors (FETs), benefiting from their atomic thickness, dangling-bond-free flat surface, and excellent gate controll-ability. However, despite great prospects, the fabrication of 2D ultrashort channel FETs with high performance and uniformity remains a challenge. Here, we report a self-encapsulated heterostructure undercut technique for the fabrication of sub-10 nm channel length MoS2 FETs. The fabricated 9 nm channel MoS2 FETs exhibit superior performances compared with sub-15 nm channel length including the competitive on -state current density of 734/433 mu A/mu m at VDS = 2/1 V, record-low DIBL of similar to 50 mV/V, and superior on/off ratio of 3 x 107 and low subthreshold swing of similar to 100 mV/dec. Furthermore, the ultrashort channel MoS2 FETs fabricated by this new technique show excellent homogeneity. Thanks to this, we scale the monolayer inverter down to sub-10 nm channel length.
引用
收藏
页码:2764 / 2770
页数:7
相关论文
共 50 条
  • [1] MoS2 Field-Effect Transistor with Sub-10 nm Channel Length
    Nourbakhsh, Amirhasan
    Zubair, Ahmad
    Sajjad, Redwan N.
    Tavakkoli, Amir K. G.
    Chen, Wei
    Fang, Shiang
    Ling, Xi
    Kong, Jing
    Dresselhaus, Mildred S.
    Kaxiras, Efthimios
    Berggren, Karl K.
    Antoniadis, Dimitri
    Palacios, Tomas
    NANO LETTERS, 2016, 16 (12) : 7798 - 7806
  • [2] Sub-10 nm Monolayer MoS2 Transistors Using Single-Walled Carbon Nanotubes as an Evaporating Mask
    Xiao, Xiaoyang
    Chen, Mo
    Zhang, Jin
    Zhang, Tianfu
    Zhang, Lihui
    Jin, Yuanhao
    Wang, Jiaping
    Jiang, Kaili
    Fan, Shoushan
    Li, Qunqing
    ACS APPLIED MATERIALS & INTERFACES, 2019, 11 (12) : 11612 - 11617
  • [3] Channel Length Scaling of MoS2 MOSFETs
    Liu, Han
    Neal, Adam T.
    Ye, Peide D.
    ACS NANO, 2012, 6 (10) : 8563 - 8569
  • [4] High-performance sub-10 nm monolayer Bi2O2Se transistors
    Quhe, Ruge
    Liu, Junchen
    Wu, Jinxiong
    Yang, Jie
    Wang, Yangyang
    Li, Qiuhui
    Li, Tianran
    Guo, Ying
    Yang, Jinbo
    Peng, Hailin
    Lei, Ming
    Lu, Jing
    NANOSCALE, 2019, 11 (02) : 532 - 540
  • [5] 3 nm Channel MoS2 Transistors by Electromigration of Metal Interconnection
    Wan, Hongfeng
    Li, Weixuan
    Ma, Xiaoqing
    Mu, Yanqi
    Xie, Guancai
    Li, Mengshan
    Guo, Beidou
    Gong, Jian Ru
    ACS APPLIED ELECTRONIC MATERIALS, 2023, 5 (01) : 247 - 254
  • [6] Performance Projection of 2-D Material-Based CMOS Inverters for Sub-10-nm Channel Length
    Rawat, Akhilesh
    Gupta, Avinash Kumar
    Rawat, Brajesh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (07) : 3622 - 3629
  • [7] Atomic layer deposition of sub-10 nm high-K gate dielectrics on top-gated MoS2 transistors without surface functionalization
    Lin, Yu-Shu
    Cheng, Po-Hsien
    Huang, Kuei-Wen
    Lin, Hsin-Chih
    Chen, Miin-Jang
    APPLIED SURFACE SCIENCE, 2018, 443 : 421 - 428
  • [8] High-performance heterogeneous complementary inverters based on n-channel MoS2 and p-channel SWCNT transistors
    Li, Zhixin
    Xie, Dan
    Dai, Ruixuan
    Xu, Jianlong
    Sun, Yilin
    Sun, Mengxing
    Zhang, Cheng
    Li, Xian
    NANO RESEARCH, 2017, 10 (01) : 276 - 283
  • [9] Sub-10 nm Tunable Hybrid Dielectric Engineering on MoS2 for Two-Dimensional Material-Based Devices
    Cheng, Lanxia
    Lee, Jaebeom
    Zhu, Hui
    Rayichandran, Arul Vigneswar
    Wang, Qingxiao
    Lucero, Antonio T.
    Kim, Moon J.
    Wallace, Robert M.
    Colombo, Luigi
    Kim, Jiyoung
    ACS NANO, 2017, 11 (10) : 10243 - 10252
  • [10] Investigation of Optimal Architecture of MoS2 Channel Field-Effect Transistors on a Sub-2 nm Process Node
    Park, Jihun
    Jung, Hanggyo
    Kwon, Wookyung
    Choi, Gunhee
    Chang, Jeesoo
    Jeon, Jongwook
    ACS APPLIED ELECTRONIC MATERIALS, 2023, 5 (04) : 2239 - 2248