Impedance Characterization of a Return-to-Zero (RZ) Current Steering Digital-to-Analog Converters

被引：1
|
作者：
Naguib, Ahmed [1 ]
机构：
[1] Mil Tech Coll, Dept Elect Engn, Integrated Circuits & Syst Grp, Mixed & RFIC Lab, Cairo, Egypt
来源：
SOUTHEASTCON 2023 | 2023年
关键词：
Return to zero; current steering DAC; high-speed; linearity; spurious free dynamic range (SFDR);
D O I：
10.1109/SoutheastCon51012.2023.10115094
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper introduces an impedance characterization for a high-speed return to zero (RZ) current steering digital to analog converter (CSDAC). It shows the effect of the cell impedance variation on the RZ-CSDAC dynamic performance. Targeting Gigahertz sampling speed, a degradation of RZ-CSDAC output impedance is presented. Consequently, it represents a limiting factor in achieving high linearity with increasing the sampling frequency. The RZ-CSDAC unit cell is designed and simulated in 45nm SOI CMOS technology.
引用
收藏
页码：706 / 707
页数：2
相关论文
共 50 条
  • [31] ARE DIGITAL-TO-ANALOG CONVERTERS GETTING WORSE
    LIPSHITZ, SP
    VANDERKOOY, J
    JOURNAL OF THE AUDIO ENGINEERING SOCIETY, 1988, 36 (05): : 382 - 382
  • [32] Current-Steering Digital-to-Analog Converter With a High-PSRR Current Switch
    Akita, Ippei
    Itakura, Tetsuro
    Shiraishi, Kei
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (11) : 724 - 728
  • [33] REFERENCE REFRESHING CYCLIC ANALOG-TO-DIGITAL AND DIGITAL-TO-ANALOG CONVERTERS
    SHIH, CC
    GRAY, PR
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (04) : 544 - 554
  • [34] DIVIDER OF 2 VOLTAGES WITH ANALOG-TO-DIGITAL AND DIGITAL-TO-ANALOG CONVERTERS
    SINOVENKO, VA
    TURCHANINOV, YN
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1980, 23 (05) : 1162 - 1164
  • [35] Improving Dynamic Performance of a Segmented Current-Steering Digital-to-Analog Converter
    Jurca, Lucian
    Volosencu, Constantin
    Tomoroga, Mircea
    Filip, Ioan
    PC 2008: PROCEEDINGS OF THE 8TH WSEAS INTERNAITONAL CONFERENCE ON POWER SYSTEMS AND POWER TECHNOLOGY, 2008, : 201 - 204
  • [36] Characterization of current-mode CMOS R-2R ladder digital-to-analog converters
    Wang, L
    Fukatsu, Y
    Watanbe, K
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2001, 50 (06) : 1781 - 1786
  • [37] Quadrature mismatch shaping for digital-to-analog converters
    Reekmans, Stijn
    De Maeyer, Jeroen
    Rombouts, Pieter
    Weyten, Ludo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (12): : 2529 - 2538
  • [38] Modelling of CMOS digital-to-analog converters for telecommunication
    Wikner, JJ
    Tan, NX
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 25 - 28
  • [39] Static nonlinearity testing of digital-to-analog converters
    Vargha, B
    Schoukens, J
    Rolain, Y
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2001, 50 (05) : 1283 - 1288
  • [40] Principle and applications of microelectromechanical digital-to-analog converters
    Liu, Qingquan
    Yao, Jiannan
    Huang, Qing'an
    Dianzi Qijian/Journal of Electron Devices, 2001, 24 (03):
12345