Prediction and Analysis of Radiated EMI From a Wafer-Level Package Based on IC Source Modeling

被引:2
|
作者
Cho, Jung Hoon [1 ]
Jeong, Sangyeong [1 ]
Kim, Jun-Bae [2 ]
Ihm, Jeong Don
Kim, Jingook [1 ]
机构
[1] Ulsan Natl Inst Sci & Technol, Dept Elect Engn, Ulsan 44919, South Korea
[2] DRAM Design Team, Memory Div, Samsung Elect, Hwasung 18448, Gyeonggi, South Korea
基金
新加坡国家研究基金会;
关键词
Electromagnetic interference; Integrated circuit modeling; Semiconductor device modeling; Current measurement; Voltage-controlled oscillators; Predictive models; Capacitors; Electromagnetic interference (EMI); integrated circuit (IC); radiated emission; redistribution layer (RDL); wafer-level package (WLP);
D O I
10.1109/TEMC.2023.3312680
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article proposes a comprehensive analysis and prediction method for wafer-level radiated electromagnetic interference (EMI) based on integrated circuit (IC) source modeling. An IC and a simplified wafer-level package (WLP) with a redistribution layer (RDL) were designed and fabricated for the research. The IC that draws currents through the RDL is efficiently modeled as a Thevenin equivalent circuit in the frequency domain. The equivalent EMI source model can simply replace complex time-domain operations of the IC that cannot be easily implemented in a full-wave field solver. To simulate the radiated EMI from the wafer-level RDL, the EMI source model is incorporated into the full-wave solver. The proposed approach is validated by comparing the simulated fields using the EMI source model and the measured fields on the WLP. The tendency of the radiated fields shows a high correlation with the common-mode current flowing through the RDL. The IC source modeling approach enables the decomposition of EMI factors into an IC operation and WLP structure.
引用
收藏
页码:281 / 292
页数:12
相关论文
共 50 条
  • [41] Radiated EMI Estimation From DC-DC Converters With Attached Cables Based on Terminal Equivalent Circuit Modeling
    Shinde, Satyajeet
    Masuda, Kohei
    Shen, Guangyao
    Patnaik, Abhishek
    Makharashvili, Tamar
    Pommerenke, David
    Khilkevich, Victor
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2018, 60 (06) : 1769 - 1776
  • [42] Analysis and modeling of wafer-level process variability in 28 nm FD-SOI using split C-V measurements
    Pradeep, Krishna
    Poiroux, Thierry
    Scheer, Patrick
    Juge, Andre
    Gouget, Gilles
    Ghibaudo, Gerard
    SOLID-STATE ELECTRONICS, 2018, 145 : 19 - 28
  • [43] Characteristics and simulation analysis of GaN-based vertical light emitting diodes via wafer-level additional surface roughening process
    Bae, Seong-Ju
    Choi, JeHyuk
    Kim, Dong-Hyun
    Ju, In-Chan
    Shin, Chan-Soo
    Ko, Chul-Gi
    Yu, Jae Su
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2012, 209 (06): : 1168 - 1173
  • [44] Thermal-fatigue life prediction equation for wafer-level chip scale package (WLCSP) lead-free solder joints on lead-free printed circuit board (PCB)
    Lau, JH
    Shangguan, D
    Lau, DCY
    Kung, TTW
    Lee, SWR
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1563 - 1569
  • [45] Visible Light-Emitting Diodes With Thin-Film-Flip-Chip-Based Wafer-Level Chip-Scale Package Technology Using Anisotropic Conductive Film Bonding
    Lee, Keon Hwa
    Kim, Seung Hwan
    Lim, Woo-Sik
    Song, June-O
    Ryou, Jae-Hyun
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (07) : 702 - 704
  • [46] Chip Package Interaction (CPI) risk assessment of 22FDX® Wafer Level Chip Scale Package (WLCSP) using 2D Finite Element Analysis modeling
    Machani, Kashi Vishwanath
    Kuechenmeister, Frank
    Breuer, Dirk
    Klewer, Christian
    Cho, Jae Kyu
    Young-Fisher, Kristina
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1100 - 1105
  • [47] Size-Compatible, Polymer-Based Air-Gap Formation Processes, and Polymer Residue Analysis for Wafer-Level MEMS Packaging Applications
    Uzunlar, Erdal
    Kohl, Paul A.
    JOURNAL OF ELECTRONIC PACKAGING, 2015, 137 (04)
  • [48] Modeling and analysis of 96.SSn-3.SAg lead-free solder joints of wafer level chip scale package on buildup microvia printed circuit board
    Lau, JH
    Lee, SWR
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2002, 25 (01): : 51 - 58
  • [49] A genetic algorithm based method for source identification and far-field radiated emissions prediction from near-field measurements for PCB characterization
    Regué, JR
    Ribó, M
    Garrell, JM
    Martín, A
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2001, 43 (04) : 520 - 530
  • [50] Analysis and prediction of flow from local source in a river basin using a Neuro-fuzzy modeling tool
    Aqil, Muhammad
    Kita, Ichiro
    Yano, Akira
    Nishlyama, Soichi
    JOURNAL OF ENVIRONMENTAL MANAGEMENT, 2007, 85 (01) : 215 - 223