共 50 条
- [43] Characteristics and simulation analysis of GaN-based vertical light emitting diodes via wafer-level additional surface roughening process PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2012, 209 (06): : 1168 - 1173
- [44] Thermal-fatigue life prediction equation for wafer-level chip scale package (WLCSP) lead-free solder joints on lead-free printed circuit board (PCB) 54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1563 - 1569
- [46] Chip Package Interaction (CPI) risk assessment of 22FDX® Wafer Level Chip Scale Package (WLCSP) using 2D Finite Element Analysis modeling 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1100 - 1105
- [48] Modeling and analysis of 96.SSn-3.SAg lead-free solder joints of wafer level chip scale package on buildup microvia printed circuit board IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2002, 25 (01): : 51 - 58