Prediction and Analysis of Radiated EMI From a Wafer-Level Package Based on IC Source Modeling

被引:2
|
作者
Cho, Jung Hoon [1 ]
Jeong, Sangyeong [1 ]
Kim, Jun-Bae [2 ]
Ihm, Jeong Don
Kim, Jingook [1 ]
机构
[1] Ulsan Natl Inst Sci & Technol, Dept Elect Engn, Ulsan 44919, South Korea
[2] DRAM Design Team, Memory Div, Samsung Elect, Hwasung 18448, Gyeonggi, South Korea
基金
新加坡国家研究基金会;
关键词
Electromagnetic interference; Integrated circuit modeling; Semiconductor device modeling; Current measurement; Voltage-controlled oscillators; Predictive models; Capacitors; Electromagnetic interference (EMI); integrated circuit (IC); radiated emission; redistribution layer (RDL); wafer-level package (WLP);
D O I
10.1109/TEMC.2023.3312680
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article proposes a comprehensive analysis and prediction method for wafer-level radiated electromagnetic interference (EMI) based on integrated circuit (IC) source modeling. An IC and a simplified wafer-level package (WLP) with a redistribution layer (RDL) were designed and fabricated for the research. The IC that draws currents through the RDL is efficiently modeled as a Thevenin equivalent circuit in the frequency domain. The equivalent EMI source model can simply replace complex time-domain operations of the IC that cannot be easily implemented in a full-wave field solver. To simulate the radiated EMI from the wafer-level RDL, the EMI source model is incorporated into the full-wave solver. The proposed approach is validated by comparing the simulated fields using the EMI source model and the measured fields on the WLP. The tendency of the radiated fields shows a high correlation with the common-mode current flowing through the RDL. The IC source modeling approach enables the decomposition of EMI factors into an IC operation and WLP structure.
引用
收藏
页码:281 / 292
页数:12
相关论文
共 50 条
  • [11] Modeling and Reduction of Radiated EMI in a GaN IC-Based Active Clamp Flyback Adapter
    Yao, Juntao
    Li, Yiming
    Wang, Shuo
    Huang, Xiucheng
    Lyu, Xiaofeng
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2021, 36 (05) : 5440 - 5449
  • [12] Polymer-Based wafer-Level Warpage Prediction and Regulation for the Advanced Packaging
    Chen, Lang
    Lyu, Peijue
    Wang, Qi
    Jin, Yufeng
    Zhang, Chi
    Wang, Wei
    2024 IEEE 19TH INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, NEMS 2024, 2024,
  • [13] Antenna-in-Package Design Based on Wafer-Level Packaging With Through Silicon Via Technology
    Jin, Cheng
    Sekhar, Vasarla Nagendra
    Bao, Xiaoyue
    Chen, Bangtao
    Zheng, Boyu
    Li, Rui
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (09): : 1498 - 1505
  • [14] Wafer-level Variation Modeling for Multi-site RF IC Testing via Hierarchical Gaussian Process
    Shintani, Michihiro
    Mian, Riaz-Ul-Haque
    Inoue, Michiko
    Nakamura, Tomoki
    Kajiyama, Masuo
    Eiki, Makoto
    2021 IEEE INTERNATIONAL TEST CONFERENCE (ITC 2021), 2021, : 103 - 112
  • [15] Design and electrical characterization of wafer-level micro-package for GaAs-based RFMEMS switches
    Chaturvedi, Sandeep
    Saravanan, G. Sai
    Bhat, Mahadeva K.
    Bhalke, Sangam
    Badnikar, S. L.
    Muralidharan, R.
    Koul, Shiban K.
    IETE JOURNAL OF RESEARCH, 2013, 59 (03) : 201 - 209
  • [16] Broadband D-Band Patch Antenna Array in Wafer-Level Package Based on BCB Process
    Wang, Xiaocheng
    Xiao, Gaobiao
    Yang, Lixue
    Li, Hao
    Xu, Qihao
    IEEE OPEN JOURNAL OF ANTENNAS AND PROPAGATION, 2022, 3 : 1172 - 1179
  • [17] Reliability estimation and failure mode prediction for 3D chip stacking package with the application of wafer-level underfill
    Lee, Chang-Chun
    Yang, Tsung-Fu
    Wu, Chih-Sheng
    Kao, Kuo-Shu
    Cheng, Ren-Chin
    Chen, Tai-Hong
    MICROELECTRONIC ENGINEERING, 2013, 107 : 107 - 113
  • [18] Solder joint crack propagation analysis of wafer-level chip scale package on printed circuit board assemblies
    Lau, JH
    Chang, C
    Lee, SWR
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (02): : 285 - 292
  • [19] Wafer Level Chip Scale Package Failure Mode Prediction using Finite Element Modeling
    Dudash, Viktor
    Machani, Kashi Vishwanath
    Boehme, Bjoern
    Capecchi, Simone
    Ok, Jungtae
    Meier, Karsten
    Kuechenmeister, Frank
    Wieland, Marcel
    Bock, Karlheinz
    2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
  • [20] Solder joint crack propagation analysis of wafer-level chip scale package on printed circuit board assemblies
    Lau, J
    Chang, C
    Lee, SWR
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1360 - 1368