Processing-in-Memory Using Optically-Addressed Phase Change Memory

被引:4
|
作者
Yang, Guowei [1 ]
Demirkiran, Cansu [1 ]
Kizilates, Zeynep Ece [1 ]
Ocampo, Carlos A. Rios [2 ]
Coskun, Ayse K. [1 ]
Joshi, Ajay [1 ]
机构
[1] Boston Univ, Boston, MA 02215 USA
[2] Univ Maryland, College Pk, MD 20742 USA
来源
2023 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED | 2023年
关键词
optical computing; phase change memory; processing-in-memory; deep neural networks; NEURAL-NETWORKS;
D O I
10.1109/ISLPED58423.2023.10244409
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Today's Deep Neural Network (DNN) inference systems contain hundreds of billions of parameters, resulting in significant latency and energy overheads during inference due to frequent data transfers between compute andmemory units. Processing-in-Memory (PiM) has emerged as a viable solution to tackle this problem by avoiding the expensive data movement. PiM approaches based on electrical devices suffer from throughput and energy efficiency issues. In contrast, Optically-addressed Phase Change Memory (OPCM) operates with light and achieves much higher throughput and energy efficiency compared to its electrical counterparts. This paper introduces a system-level design that takes the OPCM programming overhead into consideration, and identifies that the programming cost dominates the DNN inference on OPCM-based PiM architectures. We explore the design space of this system and identify themost energy-efficientOPCMarray size and batch size. We propose a novel thresholding and reordering technique on the weight blocks to further reduce the programming overhead. Combining these optimizations, our approach achieves up to 65.2 x higher throughput than existing photonic accelerators for practical DNN workloads.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] Study on Processing-in-Memory Technology based on Dataflow Architecture
    Choi, Kyu Hyun
    Hwang, Taeho
    2022 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2022,
  • [42] Improving Node-Level MapReduce Performance Using Processing-in-Memory Technologies
    Islam, Mahzabeen
    Scrbak, Marko
    Kavi, Krishna M.
    Ignatowski, Mike
    Jayasena, Nuwan
    EURO-PAR 2014: PARALLEL PROCESSING WORKSHOPS, PT II, 2014, 8806 : 425 - 437
  • [43] Highly Parallel Regular Expression Matching Using a Real Processing-in-Memory System
    Joo, Jeonghyeon
    Kim, Hyojune
    Han, Hyuck
    Im, Eul Gyu
    Kang, Sooyong
    IEEE ACCESS, 2025, 13 : 18937 - 18951
  • [44] Accelerating Neural Network Training with Processing-in-Memory GPU
    Fei, Xiang
    Han, Jianhui
    Huang, Jianqiang
    Zheng, Weimin
    Zhang, Youhui
    2022 22ND IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND INTERNET COMPUTING (CCGRID 2022), 2022, : 414 - 421
  • [45] Implementation of a Low-Overhead Processing-in-Memory Architecture
    Jang, Young-Jong
    Kim, Byung-Soo
    Kim, Dong-Sun
    Hwang, Tae-ho
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 185 - 186
  • [46] Things to Consider to Enable Dynamic Graphs in Processing-in-Memory
    Kim, Euna
    Kim, Hyesoon
    PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, MEMSYS 2020, 2020, : 297 - 303
  • [47] Extending the ONNX Runtime Framework for the Processing-in-Memory Execution
    Kim, Seok Young
    Lee, Jaewook
    Kim, Chang Hyun
    Lee, Won Jun
    Kim, Seon Wook
    2022 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2022,
  • [48] GIM: Versatile GNN Acceleration with Reconfigurable Processing-in-Memory
    Nie, Chen
    Chen, Guoyang
    Zhang, Weifeng
    He, Zhezhi
    2023 IEEE 41ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD, 2023, : 499 - 506
  • [49] Massively Parallel Skyline Computation For Processing-In-Memory Architectures
    Zois, Vasileios
    Gupta, Divya
    Tsotras, Vassilis J.
    Najjar, Walid A.
    Roy, Jean-Francois
    27TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT 2018), 2018,
  • [50] A Customized Processing-in-Memory Architecture for Biological Sequence Alignment
    Akbari, Nasrin
    Modarressi, Mehdi
    Daneshtalab, Masoud
    Loni, Mohammad
    2018 IEEE 29TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2018, : 158 - 165