RoSE: Robust Analog Circuit Parameter Optimization with Sampling-Efficient Reinforcement Learning

被引:7
作者
Gao, Jian [1 ]
Cao, Weidong [1 ]
Zhang, Xuan [1 ]
机构
[1] Washington Univ, Dept Elect & Syst Engn, St Louis, MO 63110 USA
来源
2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC | 2023年
关键词
DESIGN; SYSTEM;
D O I
10.1109/DAC56929.2023.10247991
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Design automation of analog circuits has been a long-standing challenge in the integrated circuit field. Recently, multiple methods based on learning or optimization have demonstrated great promise in automating device sizing for analog circuits. However, they often ignore the strong susceptibility of analog circuits to process, voltage, and temperature (PVT) variations or suffer from low sampling efficiency to train algorithms. To address these critical limitations, this paper proposes RoSE, the first Robust analog circuit parameter optimization framework with high Sampling Efficience by synergistically combining Bayesian Optimization (BO) and reinforcement learning (RL). Its core is to use the fast convergence of BO to find an optimized starting point for the backbone RL agent to notably improve its sampling efficiency during the learning process. With this pre-optimization, we further leverage the RL's superior optimization ability to achieve robust device sizing by incorporating sufficient features of PVT variations into the representation learning loop. Experimental results of our proposed method on exemplary circuits show 3.25x similar to 16x improvement of sampling efficiency and 6.8x similar to 24x improvement of figure-of-merit (FoM, defined with design efficiency and design accuracy) as compared to prior methods.
引用
收藏
页数:6
相关论文
共 18 条
[1]  
Balandat M., 2020, Advances in neural information processing systems, P21524
[2]  
Cao W., 2022, P 59 ACM IEEE DES AU
[3]  
Cao WD, 2022, Arxiv, DOI arXiv:2202.13185
[4]   Computer-aided design of analog and mixed-signal integrated circuits [J].
Gielen, GGE ;
Rutenbar, RA .
PROCEEDINGS OF THE IEEE, 2000, 88 (12) :1825-1852
[5]   Artificial Neural Network Model for Design Optimization of 2-stage Op-amp [J].
Harsha, M., V ;
Harish, B. P. .
2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,
[6]   Optimal design of a CMOS op-amp via geometric programming [J].
Hershenson, MD ;
Boyd, SP ;
Lee, TH .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (01) :1-21
[7]   Analysis of multistage amplifier-frequency compensation [J].
Leung, K.N. ;
Mok, P.K.T. .
IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 2001, 48 (09) :1041-1056
[8]   A Circuit Attention Network-Based Actor-Critic Learning Approach to Robust Analog Transistor Sizing [J].
Li, Yaguang ;
Lin, Yishuang ;
Madhusudan, Meghna ;
Sharma, Arvind ;
Sapatnekar, Sachin ;
Harjani, Ramesh ;
Hu, Jiang .
2021 ACM/IEEE 3RD WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD), 2021,
[9]   An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration [J].
Li, Yaping ;
Wang, Yong ;
Li, Yusong ;
Zhou, Ranran ;
Lin, Zhaojun .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) :2640-2653
[10]   Analog circuit optimization system based on hybrid evolutionary algorithms [J].
Liu, Bo ;
Wang, Yan ;
Yu, Zhiping ;
Liu, Leibo ;
Li, Miao ;
Wang, Zheng ;
Lu, Jing ;
Fernandez, Francisco V. .
INTEGRATION-THE VLSI JOURNAL, 2009, 42 (02) :137-148