An Integrated Gate Driver Based on SiC MOSFETs Adaptive Multi-Level Control Technique

被引:11
|
作者
Cao, Jianwen [1 ]
Zhou, Ze-Kun [1 ,2 ]
Shi, Yue [1 ,3 ]
Zhang, Bo [1 ]
机构
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Device, Chengdu 610054, Peoples R China
[2] Univ Elect Sci & Technol China, Chongqing Inst Microelect Ind Technol, Chongqing 401331, Peoples R China
[3] Chengdu Univ Informat Technol, Coll Commun Engn, Chengdu 610225, Peoples R China
基金
中国国家自然科学基金;
关键词
Silicon carbide; MOSFET; Gate drivers; Switches; Electromagnetic interference; Design methodology; Power supplies; Adaptive multi-level gate driver; anti-false triggering mechanism; dV; dt noise attenuation; EMI noises; silicon carbide (SiC) MOSFET; DV/DT IMMUNITY;
D O I
10.1109/TCSI.2023.3233956
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In HV (high-voltage) and HF (high-frequency) applications, SiC (silicon carbide) MOSFET is widely used for its small parasitic characteristics and fast switching speed. Using discrete devices on PCB, the active gate driver is usually adopted to restrict EMI (electromagnetic interference) noise. This method could achieve a limited switching performance improvement, and many disadvantages still exist. In this paper, the integrated adaptive multi-level gate driver is presented to improve the switching performance of SiC MOSFET in HV and HF applications. The proposed gate driver is realized on the chip using critical techniques such as dV/dt noise attenuation, high-speed circuit, and anti-false triggering mechanism. Then, the proposed gate drive is fabricated in a 0.18 mu m BCD process and occupies a 4.16 mm(2) active area. The experimental results show that SiC MOSFET can achieve a 200 ns switching time, 0.8 mJ energy losses, no more than 15 V/ns average dV/dt noises, and 1.5 A/ns average di/dt noises under a 600 V power supply and a 33 A load. SiC MOSFET can also realize the excellent switching performance at different load currents from 15 A to 90 A by using the proposed adaptive multi-level gate driver.
引用
收藏
页码:1805 / 1816
页数:12
相关论文
共 50 条
  • [21] An Integrated SiC CMOS Gate Driver
    Barlow, Matthew
    Ahmed, Shamim
    Mantooth, H. Alan
    Francis, A. Matt
    APEC 2016 31ST ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, 2016, : 1646 - 1649
  • [22] Comprehensive Evaluation of Gate Boost Driver for SiC-MOSFETs
    Yamaguchi, Koji
    Katsura, Kenshiro
    Yamada, Tatsuro
    Sato, Yukihiko
    2016 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2016,
  • [23] An Intelligent Model-Based Multi-Level Active Gate Driver for Power Semiconductor Devices
    Zhao, Shuang
    Zhao, Xingchen
    Mehisan, Haider
    Farnell, Chris
    Mantooth, Alan
    2019 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2019, : 2394 - 2400
  • [24] Magnetic-Coupled and Low-Cost Gate Driver for Series-Connected SiC MOSFETs
    Ding, Sibao
    Wang, Panbao
    Wang, Wei
    Xu, Dianguo
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2023, 11 (05) : 4956 - 4968
  • [25] Isolated gate driver for SiC MOSFETs with constant negative off voltage
    QinsongQian
    Yu, Juzheng
    Zhu, Junjie
    Sun, Weifeng
    Yi, Yangbo
    2017 THIRTY SECOND ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2017, : 1990 - 1993
  • [26] A Current-Balancing Gate Driver for Dynamic Current Sharing of Paralleled SiC MOSFETs With Kelvin-Source Connection
    Chang, Che-Wei
    Spieler, Matthias
    EL-Refaie, Ayman M.
    Torres, Renato Amorim
    Burgos, Rolando
    Dong, Dong
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2025, 40 (01) : 1215 - 1233
  • [27] SiC MOSFETs Gate Driver With Minimum Propagation Delay Time and Auxiliary Power Supply With Wide Input Voltage Range for High-Temperature Applications
    Zhang, Zhiliang
    Yao, Kaiqi
    Ke, Guangjie
    Zhang, Ke
    Gao, Zhesi
    Wang, Yakun
    Ren, Xiaoyong
    Chen, Qianhong
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2020, 8 (01) : 417 - 428
  • [28] Gate Driver Architectures Impacts on Voltage Balancing of SiC MOSFETs in Series Connection
    Alves, Luciano F. S.
    Van-Sang Nguyen
    Lefranc, Pierre
    Sarrazin, Benoit
    Jeannin, Pierre-Olivier
    Derbey, Alexis
    Crebier, Jean-Christophe
    2018 20TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'18 ECCE EUROPE), 2018,
  • [29] PARASITICS ANALYSIS IN THE POWER AND GATE DRIVER LOOPS AND IMPACT ON THE RINGING OF SIC MOSFETS
    Simatupang, Desmon
    Sulaeman, Ilman
    Moonen, Niek
    Popovic, Jelena
    Leferink, Frank
    PROCEEDINGS OF THE 2021 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC 2021), 2021,
  • [30] Gate Driver Power Supply With Low-Capacitance-Coupling and Constant Output Voltage for Medium-Voltage SiC MOSFETs
    Yan, Zhixing
    Liu, Gao
    Luan, Shaokang
    Gao, Yuan
    Wang, Rui
    Kjaersgaard, Benjamin Futtrup
    Nielsen, Morten Rahr
    Rannestad, Bjorn
    Zhao, Hongbo
    Munk-Nielsen, Stig
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2025, 40 (06) : 8194 - 8205