A 3.68 aFrms Resolution Continuous-Time Bandpass ΔΣ Capacitance-to-Digital Converter for Full-CMOS Sensors in 0.18 μm CMOS

被引:7
|
作者
Park, Sujin [1 ]
Chae, Hyungil [2 ]
Cho, Seonghwan [3 ]
机构
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea
[2] Konkuk Univ, Dept Elect Engn, Seoul 05029, South Korea
[3] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea
基金
新加坡国家研究基金会;
关键词
Bandpass (BP) Delta Sigma M; capacitance-to-digital converter (CDC); charge-domain digital-to-analog converter (DAC); continuous-time (CT) Delta Sigma M; inverter-bawd amplifier with gain boosting; ACCELEROMETER; NOISE; MHZ; DB;
D O I
10.1109/JSSC.2022.3222229
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article describes a fourth-order continuous-time (CT) bandpass (BP)-Delta Sigma capacitance-to-digital converter (CDC) for full-CMOS sensors having ultrahigh-resolution and high-energy efficiency. To improve the resolution of Delta Sigma CDC, a CT instead of a discrete-time (DT) operation is employed to overcome a thermal noise limitation. Moreover, a BP-Delta Sigma modulator is used to save power consumption compared to lowpass (LP) or highpass (HP)-Delta Sigma Ms. In addition, a charge-domain digital-to-analog converter (DAC) at the input stage of the Delta Sigma M is proposed for low thermal noise and simplicity. An inverter-based amplifier is used for low power consumption and gain boosting circuit is added to increase de gain of the amplifier. Implemented in 0.18 mu m CMOS, the proposed CDC achieves a ultrahigh-resolution of 3.68 aF(rms) and the highest Schreier figure-of-merit (FoMS) of 183 dB which is 3.3 dB improvement over the recent state-of-the-art CDCs.
引用
收藏
页码:1657 / 1666
页数:10
相关论文
共 5 条
  • [1] A 0.18 pJ/step Time-Domain 1st Order ΔΣ Capacitance-to-Digital Converter in 65-nm CMOS
    Karmakar, Arijit
    De Smedt, Valentijn
    Leroux, Paul
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [2] A 2.92-μW Capacitance-to-Digital Converter With Differential Bondwire Accelerometer, On-Chip Air Pressure, and Humidity Sensor in 0.18-μm CMOS
    Park, Sujin
    Lee, Geon-Hwi
    Cho, SeongHwan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (10) : 2845 - 2856
  • [3] A 2.69uW Dual Quantization-based Capacitance-to-Digital Converter for Pressure, Humidity, and Acceleration Sensing in 0.18um CMOS
    Park, Sujin
    Lee, Geon-Hwi
    Cho, SeongHwan
    2018 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2018, : 163 - 164
  • [4] An Energy-Efficient, High-Resolution kT/C-Noise-Canceled Pipelined-SAR Capacitance-to-Digital Converter With Incomplete-Settling-Based Correlated Level Shifting in 22-nm CMOS
    Gao, Jihang
    Ye, Siyuan
    Li, Jie
    Xu, Xinhang
    Chen, Zhuoyi
    Cui, Jiajia
    Luan, Yaohui
    Huang, Ru
    Ye, Le
    Shen, Linxiao
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2025, 60 (02) : 469 - 482
  • [5] A 46-nF/10-Mω Range 114-aF/0.37-ω Resolution Parasitic- and Temperature-Insensitive Reconfigurable RC-to-Digital Converter in 0.18-μm CMOS
    George, Arup K.
    Shim, Wooyoon
    Kung, Jaeha
    Kim, Ji-Hoon
    Je, Minkyu
    Lee, Junghyup
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (03) : 1171 - 1184