Real-Time Guarantees in Routerless Networks-on-Chip

被引:0
作者
Indrusiak, Leandro Soares [1 ]
Burns, Alan [1 ]
机构
[1] Univ York, Dept Comp Sci, Deramore Lane, York YO10 5GH, N Yorkshire, England
关键词
Response time analysis; real-time networks; ARCHITECTURE; DESIGN; NOC;
D O I
10.1145/3616539
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article considers the use of routerless networks-on-chip as an alternative on-chip interconnect for multiprocessor systems requiring hard real-time guarantees for inter-processor communication. It presents a novel analytical framework that can provide latency upper bounds to real-time packet flows sent over routerless networks-on-chip, and it uses that framework to evaluate the ability of such networks to provide real-time guarantees. Extensive comparative analysis is provided, considering different architectures for routerless networks and a state-of-the-art wormhole network based on priority-preemptive routers as a baseline.
引用
收藏
页数:27
相关论文
共 50 条
[21]   A networks-on-chip emulation/verification framework [J].
Liu P. ;
Liu Y. ;
Xia B. ;
Xiang C. ;
Wang X. ;
Wu K. ;
Wang W. ;
Yao Q. .
International Journal of High Performance Systems Architecture, 2011, 3 (01) :2-11
[22]   Adding Security to Networks-on-Chip using Neural Networks [J].
Madden, Kyle ;
Harkin, Jim ;
McDaid, Liam ;
Nugent, Chris .
2018 IEEE SYMPOSIUM SERIES ON COMPUTATIONAL INTELLIGENCE (IEEE SSCI), 2018, :1299-1306
[23]   QoS in Networks-on-Chip - Beyond Priority and Circuit Switching Techniques [J].
Mello, Aline ;
Calazans, Ney ;
Moraes, Fernando .
VLSI-SOC: ADVANCED TOPICS ON SYSTEMS ON A CHIP, 2009, 291 :109-130
[24]   Self-Triggered Controllers and Hard Real-Time Guarantees [J].
Aminifar, Amir ;
Tabuada, Paulo ;
Eles, Petru ;
Peng, Zebo .
PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, :636-641
[25]   A novel reconfigurable router for QoS guarantees in real-time NoC-based MPSoCs [J].
Nguyen, Hung K. ;
Xuan-Tu Tran .
JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 100
[26]   Sphere-based topology for networks-on-chip [J].
Sabbaghi-Nadooshan, Reza ;
Doroud, Hossein ;
Ghorbanian, Mahsa .
INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2013, 5 (1-2) :13-18
[27]   Mathematical Formalisms for Performance Evaluation of Networks-on-Chip [J].
Kiasari, Abbas Eslami ;
Jantsch, Axel ;
Lu, Zhonghai .
ACM COMPUTING SURVEYS, 2013, 45 (03)
[28]   Networks-on-Chip for FPGAs: Hard, Soft or Mixed? [J].
Abdelfattah, Mohamed S. ;
Betz, Vaughn .
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2014, 7 (03)
[29]   Crosstalk Analysis and Optimization of Gaussian Networks-on-Chip [J].
Du, Yingxue ;
Xie, Yiyuan .
2018 IEEE INTERNATIONAL CONFERENCE ON MANIPULATION, MANUFACTURING AND MEASUREMENT ON THE NANOSCALE (3M-NANO) - CONFERENCE PROCEEDINGS, 2018, :321-325
[30]   3-D topologies for networks-on-chip [J].
Pavlidis, Vasilis F. ;
Friedman, Eby G. .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (10) :1081-1090