Real-Time Guarantees in Routerless Networks-on-Chip

被引:0
|
作者
Indrusiak, Leandro Soares [1 ]
Burns, Alan [1 ]
机构
[1] Univ York, Dept Comp Sci, Deramore Lane, York YO10 5GH, N Yorkshire, England
关键词
Response time analysis; real-time networks; ARCHITECTURE; DESIGN; NOC;
D O I
10.1145/3616539
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article considers the use of routerless networks-on-chip as an alternative on-chip interconnect for multiprocessor systems requiring hard real-time guarantees for inter-processor communication. It presents a novel analytical framework that can provide latency upper bounds to real-time packet flows sent over routerless networks-on-chip, and it uses that framework to evaluate the ability of such networks to provide real-time guarantees. Extensive comparative analysis is provided, considering different architectures for routerless networks and a state-of-the-art wormhole network based on priority-preemptive routers as a baseline.
引用
收藏
页数:27
相关论文
共 50 条
  • [1] Survey on Real-Time Networks-on-Chip
    Hesham, Salma
    Rettkowski, Jens
    Goehringer, Diana
    El Ghany, Mohamed A. Abd
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (05) : 1500 - 1517
  • [2] The implications of real-time behavior in networks-on-chip architectures
    Corrêa, ED
    Basso, EW
    Wilke, GR
    Wagner, FR
    Carro, L
    DESIGN METHODS AND APPLICATIONS FOR DISTRIBUTED EMBEDDED SYSTEMS, 2004, 150 : 307 - 316
  • [3] Hardware-accelerated analysis of real-time Networks-on-Chip
    Ma, Yunfeng
    Indrusiak, Leandro Soares
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 53 : 81 - 91
  • [4] Integrated Energy Control for Hard Real-time Networks-on-Chip
    Kadeed, Thawra
    Tobuschat, Sebastian
    Ernst, Rolf
    2019 IEEE 40TH REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2019), 2019, : 4 - 16
  • [5] Side-channel protected MPSoC through secure real-time networks-on-chip
    Indrusiak, Leandro Soares
    Harbin, James
    Reinbrecht, Cezar
    Sepulveda, Johanna
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 68 : 34 - 46
  • [6] Networks On Chip Design for Real-Time Systems
    Mahdoum, A.
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 165 - 170
  • [7] On the Capacity of Bufferless Networks-on-Chip
    Shpiner, Alexander
    Kantor, Erez
    Li, Pu
    Cidon, Israel
    Keslassy, Isaac
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2015, 26 (02) : 492 - 506
  • [8] Wireless on Networks-on-Chip
    Taskin, Baris
    2013 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2013,
  • [9] Automated Synthesis of Custom Networks-on-Chip for Real World Applications
    Gangwar, Anup
    Agarwal, Nitin Kumar
    Sreedharan, Ravishankar
    Prasad, Ambica
    Gade, Sri Harsha
    Xu, Zheng
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [10] Benefits of Selective Packet Discard in Networks-on-Chip
    Lankes, Andreas
    Wild, Thomas
    Wallentowitz, Stefan
    Herkersdorf, Andreas
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2012, 9 (02)