Harmonic analysis of CMOS low noise amplifier with employing PMOS IMD technique for biosensor applications

被引:3
|
作者
Jyoti, Rajeshwari
Pandey, Rajeshwari [1 ]
Raghava, N. S. [1 ]
机构
[1] Delhi Technol Univ, Dept Elect & Commun Engn, Delhi 110042, India
来源
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS | 2023年 / 29卷 / 06期
关键词
LOW-POWER; FRONT-END; LNA; LINEARIZATION; RECEIVER; DESIGN;
D O I
10.1007/s00542-023-05466-1
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A narrowband cascode inductive degeneration CMOS low-noise amplifier (LNA) with post-distortion (PD) linearization technique is designed by TSMC CMOS 180 nm technology for biosensor applications. A mathematical formulation for linearity analysis is drafted using the Volterra series method. This paper presents a new combination of an intermodulation (IMD) technique using a PMOS IMD sinker with a broadband pie-matching network in the drain of the main transistor. The main NMOS transistor and the auxiliary PMOS transistor operated in the saturation region improve the second-order intercept point (IIP2) and third-order intercept point (IIP3). The cascode linearized LNA demonstrates the improvement of the third-order intercept point + 13 dBm using the linearization technique in the2.4 GHz ISM band frequency range. The effect of the linearization technique on the design constraints of the LNA, such as power gain, noise figures, stability, and maximum gain, is also investigated. The simulation results show that the LNA achieves a minimum noise figure (NF) of 1.803 dB, a maximum power gain (S-21) of 16.663 dB, and a low reflection coefficient (S-11) of - 32 dB with a good stability factor in the frequency range of 2.4 GHz.
引用
收藏
页码:875 / 898
页数:24
相关论文
共 50 条
  • [41] A 6.1-to-41.5 GHz CMOS Low-Noise Amplifier for Wideband and Highly Linear Applications
    Park, Yeheon
    Choe, Kyeonghun
    Jeon, Sanggeun
    JOURNAL OF ELECTROMAGNETIC ENGINEERING AND SCIENCE, 2025, 25 (02): : 154 - 159
  • [42] A CMOS Antiphase Power Amplifier With an MGTR Technique for Mobile Applications
    Park, Jonghoon
    Lee, Changhyun
    Yoo, Jinho
    Park, Changkun
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2017, 65 (11) : 4645 - 4656
  • [43] A Wideband CMOS Low Noise Amplifier Employing Noise and IM2 Distortion Cancellation for a Digital TV Tuner
    Im, Donggu
    Nam, Ilku
    Kim, Hong-Teuk
    Lee, Kwyro
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (03) : 686 - 698
  • [44] A 2.4 GHz 87 μW low-noise amplifier in 65 nm CMOS for IoT applications
    Wu, Jingwei
    Guo, Benqing
    Wang, Huifen
    Liu, Haifeng
    Li, Lei
    Zhou, Wanting
    MODERN PHYSICS LETTERS B, 2021, 35 (32):
  • [45] Highly Linear CMOS Low Noise Amplifier with IIP3 Boosting Technique
    Mujeeb, Abdul
    Yuwono, Sigit
    Lee, Jeong Seon
    Lee, Sang-Gug
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 414 - 416
  • [46] A low-power low-noise and high swing biopotential amplifier in 0.18 Aμm CMOS
    Sanjay, R.
    Rajan, V. Senthil
    Venkataramani, B.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 96 (03) : 565 - 576
  • [47] A linearized and low noise CMOS mixer with B-type amplifier-based sub-harmonic balun
    Zhao, Lv
    Wang, Chunhua
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2016, 44 (11) : 2003 - 2017
  • [48] Noise optimization of an inductively degenerated CMOS low noise amplifier
    Andreani, P
    Sjöland, H
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (09): : 835 - 841
  • [49] A 2 GHz variable gain low noise amplifier in 0.18-μm CMOS
    Shaikh K. Alam
    Joanne DeGroat
    Analog Integrated Circuits and Signal Processing, 2008, 56 : 37 - 42
  • [50] Design and analysis of a sleep and wake-up CMOS low noise amplifier for 5G applications
    Roobert, A. Andrew
    Rani, D. Gracia Nirmala
    TELECOMMUNICATION SYSTEMS, 2021, 76 (03) : 461 - 470