Harmonic analysis of CMOS low noise amplifier with employing PMOS IMD technique for biosensor applications

被引:3
|
作者
Jyoti, Rajeshwari
Pandey, Rajeshwari [1 ]
Raghava, N. S. [1 ]
机构
[1] Delhi Technol Univ, Dept Elect & Commun Engn, Delhi 110042, India
来源
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS | 2023年 / 29卷 / 06期
关键词
LOW-POWER; FRONT-END; LNA; LINEARIZATION; RECEIVER; DESIGN;
D O I
10.1007/s00542-023-05466-1
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A narrowband cascode inductive degeneration CMOS low-noise amplifier (LNA) with post-distortion (PD) linearization technique is designed by TSMC CMOS 180 nm technology for biosensor applications. A mathematical formulation for linearity analysis is drafted using the Volterra series method. This paper presents a new combination of an intermodulation (IMD) technique using a PMOS IMD sinker with a broadband pie-matching network in the drain of the main transistor. The main NMOS transistor and the auxiliary PMOS transistor operated in the saturation region improve the second-order intercept point (IIP2) and third-order intercept point (IIP3). The cascode linearized LNA demonstrates the improvement of the third-order intercept point + 13 dBm using the linearization technique in the2.4 GHz ISM band frequency range. The effect of the linearization technique on the design constraints of the LNA, such as power gain, noise figures, stability, and maximum gain, is also investigated. The simulation results show that the LNA achieves a minimum noise figure (NF) of 1.803 dB, a maximum power gain (S-21) of 16.663 dB, and a low reflection coefficient (S-11) of - 32 dB with a good stability factor in the frequency range of 2.4 GHz.
引用
收藏
页码:875 / 898
页数:24
相关论文
共 50 条
  • [1] A CMOS low noise amplifier with employing noise cancellation and modified derivative superposition technique
    Tarighat, Asieh Parhizkar
    Yargholi, Mostafa
    MICROELECTRONICS JOURNAL, 2016, 54 : 116 - 125
  • [2] Post-linearization of cascode CMOS low noise amplifier using folded PMOS IMD sinker
    Kim, TS
    Kim, BS
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2006, 16 (04) : 182 - 184
  • [3] Capacitive cancellation technique in design of CMOS low noise amplifier for ultrasound applications
    Yarallah Koolivand
    Omid Shoaei
    Shahin Jafarabadi-Ashtiani
    Analog Integrated Circuits and Signal Processing, 2017, 91 : 163 - 169
  • [4] Capacitive cancellation technique in design of CMOS low noise amplifier for ultrasound applications
    Koolivand, Yarallah
    Shoaei, Omid
    Jafarabadi-Ashtiani, Shahin
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 91 (01) : 163 - 169
  • [5] A wideband CMOS single-ended low noise amplifier employing negative resistance technique
    Guo, Benqing
    Chen, Hongpeng
    Wang, Xuebing
    Chen, Jun
    Li, Yueyue
    Jin, Haiyan
    Yang, Yongjun
    MODERN PHYSICS LETTERS B, 2018, 32 (06):
  • [6] A Low Power Low Noise CMOS amplifier for Bluetooth applications
    Nadia, Ayari
    Belgacem, Hamdi
    Aymen, Fradi
    2013 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS (AE), 2013, : 189 - 192
  • [7] An ESD Protected Wideband CMOS Low Noise Amplifier Employing Active Feedback Technique
    Bao Kuan
    Fan Xiangning
    MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 2809 - 2813
  • [8] A CMOS Low Noise Amplifier for 5.6GHz with Employing Current-Reused Topology and Modified Derivative Superposition Technique
    Babasafari, Maryam
    Yargholi, Mostafa
    Mostafavi, Mohammad
    2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020, : 420 - 425
  • [9] A wideband CMOS inductorless low noise amplifier employing noise cancellation for digital TV tuner applications
    Zhang Jihong
    Bai Xuefei
    Huang Lu
    JOURNAL OF SEMICONDUCTORS, 2013, 34 (09)
  • [10] A wideband CMOS inductorless low noise amplifier employing noise cancellation for digital TV tuner applications
    张继红
    白雪飞
    黄鲁
    Journal of Semiconductors, 2013, (09) : 158 - 163