Advanced Single-Phase PLL-Based Transfer Delay Operators: A Comprehensive Review and Optimal Loop Filter Design

被引:0
作者
Bany Fawaz, Bayan H. [1 ]
Smadi, Issam A. [1 ]
Albatran, Saher A. [1 ]
Atawi, Ibrahem E. [2 ]
Pinto, Jose Gabriel Oliveira
Popescu, Mihaela
机构
[1] Jordan Univ Sci & Technol, Dept Elect Engn, Irbid 22110, Jordan
[2] Univ Tabuk, Fac Engn, Dept Elect Engn, Tabuk 47512, Saudi Arabia
基金
英国科研创新办公室;
关键词
DC offset; grid-connected converters; harmonics; optimization; phase-locked loop; quadrature signal generation; single-phase system; synchronization unit; transport delay; OFFSET REJECTION IMPROVEMENT; LOCKED-LOOP; DC-OFFSET; PERFORMANCE ENHANCEMENT; DISTURBANCE REJECTION; QUASI-TYPE-1; PLL; SOGI-PLL; STABILITY; ALGORITHM; EPLL;
D O I
10.3390/en17020419
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
In recent years, several research works have addressed and developed the phase-locked loop (PLL) in single-phase grid-connected converters with different structures and properties. Each has merits and demerits, such as a complex structure, high computational burden, and slow transient response. This paper aims to comprehensively review advanced single-phase PLLs based on transport delay operators to realize signal orthogonality. A deep insight into the PLLs' small-signal modeling, main characteristics, stability analysis, and loop filter design are provided in this paper. The main advantages and drawbacks are explained for each type of PLL in terms of different performance indexes, such as settling time, estimation error, and ripples in the estimated grid information. This paper also aims to provide optimal tuning and design of the loop filter gains from the large-signal model point of view, including all the nonlinearities, adopting the stochastic optimization method. All simulations are implemented using the MATLAB/Simulink 2018b environment to validate all theoretical analyses of this paper. The sampling and nominal frequencies are set to be 100 kHz and 50 Hz throughout all the simulation studies.
引用
收藏
页数:44
相关论文
共 108 条
[1]   Demodulation type single-phase PLL with DC offset rejection [J].
Ahmed, H. ;
Benbouzid, M. .
ELECTRONICS LETTERS, 2020, 56 (07) :344-346
[2]   Enhanced Quasi Type-1 PLL-Based Multi-Functional Control of Single-Phase Dynamic Voltage Restorer [J].
Ahmed, Hafiz ;
Biricik, Samet ;
Komurcugil, Hasan ;
Benbouzid, Mohamed .
APPLIED SCIENCES-BASEL, 2022, 12 (01)
[3]   A Truly NTD-Based PLL: Simple Approach of Double-Frequency Oscillation Rejection [J].
Akhtar, Mohd Afroz ;
Saha, Suman .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2022, 37 (02) :1217-1222
[4]   A Systematic Approach of Loop Filter Tuning of TD-Based PLLs Using LQR-Based Approach Considering Time Delay [J].
Akhtar, Mohd Afroz ;
Saha, Suman .
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2022, 10 (02) :2424-2434
[5]   A Second Look on Nonfrequency-Dependent Transport Delay-Based PLL: Performance Enhancement Under Frequency Deviations [J].
Akhtar, Mohd Afroz ;
Saha, Suman ;
Singh, Ramandip .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2021, 36 (12) :13365-13371
[6]   Analysis and comparative studies on impact of Transport Delay and Transforms on the performance of TD-PLL for single phase GCI under grid disturbances [J].
Akhtar, Mohd Afroz ;
Saha, Suman .
INTERNATIONAL JOURNAL OF ELECTRICAL POWER & ENERGY SYSTEMS, 2020, 115
[7]   Online Optimal Switching Frequency Selection for Grid-Connected Voltage Source Inverters [J].
Albatran, Saher ;
Smadi, Issam A. ;
Ahmad, Hamzeh J. ;
Koran, Ahmed .
ELECTRONICS, 2017, 6 (04)
[8]  
[Anonymous], 2003, IEEE STANDARD 1547
[9]  
[Anonymous], 2010, Standard EN 50160
[10]  
[Anonymous], 2004, IEC 61727-2004