Carry Disregard Approximate Multipliers

被引:10
作者
Amirafshar, Nima [1 ]
Baroughi, Ahmad Sadigh [1 ]
Shahhoseini, Hadi Shahriar [1 ]
Taherinejad, Nima [2 ,3 ]
机构
[1] Iran Univ Sci & Technol, Sch Elect Engn, Tehran 1311416846, Iran
[2] Heidelberg Univ, Inst Comp Engn, D-69117 Heidelberg, Germany
[3] TU Wien, Inst Comp Technol ICT, A-1040 Vienna, Austria
关键词
Delays; Computer architecture; Power demand; Adders; Logic gates; Hardware; Approximate computing; carry disregard multiplier; power-efficient; image processing; 4-2; COMPRESSORS; DESIGN; POWER; ADDERS;
D O I
10.1109/TCSI.2023.3306071
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Several challenges in improving the performance of computing systems have given rise to emerging computing paradigms. One of these paradigms is approximate computing. Many applications require different levels of accuracy and are error-tolerance to a certain degree. Approximate computations can reduce the calculation complexities significantly and thus improve the performance. Here, we propose a methodology for designing approximate N-bit array multipliers based on carry disregarding. We evaluate and analyze the proposed multipliers both experimentally and theoretically. The proposed 8-bit multipliers, compared to the exact multiplier, reduce the critical path delay, power consumption, and area by 29%, 29%, and 30%, on average. Compared to the existing approximate array architectures in the literature, they have improved 14.3%, 22.8%, and 26.4%, respectively. Compared to the exact 16-bit multiplier, the proposed 16-bit multipliers have reduced the delay, power consumption, and area by 35%, 24%, and 23% on average. In an image processing application, we have also demonstrated the applicability of a wide range of proposed multipliers, which have Peak Signal-to-Noise Ratio (PSNR) and Structural Similarity Index Measure (SSIM) over 30 dB and 94%, respectively.
引用
收藏
页码:4840 / 4853
页数:14
相关论文
共 50 条
  • [41] Design and Analysis of Approximate 4-2 Compressors for High-Accuracy Multipliers
    Kong, Tianqi
    Li, Shuguo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (10) : 1771 - 1781
  • [42] Area-Efficient Iterative Logarithmic Approximate Multipliers for IEEE 754 and Posit Numbers
    Kim, Sunwoong
    Norris, Cameron J.
    Oelund, James I.
    Rutenbar, Rob A.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (03) : 455 - 467
  • [43] Energy-Area-Efficient Approximate Multipliers for Error-Tolerant Applications on FPGAs
    Nguyen Van Toan
    Lee, Jeong-Gun
    32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 336 - 341
  • [44] Design and Analysis of Energy-Efficient Dynamic Range Approximate Logarithmic Multipliers for Machine Learning
    Yin, Peipei
    Wang, Chenghua
    Waris, Haroon
    Liu, Weiqiang
    Han, Yinhe
    Lombardi, Fabrizio
    IEEE TRANSACTIONS ON SUSTAINABLE COMPUTING, 2021, 6 (04): : 612 - 625
  • [45] Design, evaluation and application of approximate-truncated Booth multipliers
    Zhu, Yuying
    Liu, Weiqiang
    Yin, Peipei
    Cao, Tian
    Han, Jie
    Lombardi, Fabrizio
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (08) : 1305 - 1317
  • [46] Design and Evaluation of In-Exact Compressor based Approximate Multipliers
    Prashanth, H. C.
    Soujanya, S. R.
    Gowda, Bindu G.
    Rao, Madhav
    PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, : 431 - 436
  • [47] Systematic synthesis of approximate adders and multipliers with accurate error calculations
    Nojehdeh, Mohammadreza Esmali
    Altun, Mustafa
    INTEGRATION-THE VLSI JOURNAL, 2020, 70 : 99 - 107
  • [48] Error Diluted Approximate Multipliers Using Positive And Negative Compressors
    Gowda, Bindu G.
    Prashanth, H. C.
    Rao, Madhav
    2023 24TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED, 2023, : 598 - 604
  • [49] Design of An Approximate FFT Processor Based on Approximate Complex Multipliers
    Du, Jinhe
    Chen, Ke
    Yin, Peipei
    Yan, Chenggang
    Liu, Weiqiang
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 308 - 313
  • [50] Energy Efficient Accurate and Approximate Modified Adders for Ternary Multipliers
    Krishna, L. Hemanth
    Kaushik, Nandit
    Bodapati, Srinivasu
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,