Efficient, Error-Resistant NTT Architectures for CRYSTALS-Kyber FPGA Accelerators

被引:4
|
作者
Khan, Safiullah [1 ,2 ,4 ]
Khalid, Ayesha [1 ]
Rafferty, Ciara [1 ]
Shah, Yasir Ali [1 ]
O'Neill, Maire [1 ]
Lee, Wai-Kong [3 ]
Hwang, Seong Oun [3 ]
机构
[1] Queens Univ Belfast, Ctr Secure Informat Technol CSIT, Belfast, North Ireland
[2] Manchester Metroploitan Univ, Dept Comp & Math, Manchester, England
[3] Gachon Univ, Comp Engn Dept, Seongnam, South Korea
[4] Manchester Metropolitan Univ, Manchester, England
基金
英国工程与自然科学研究理事会;
关键词
Post-quantum cryptography (PQC); Lattice-based cryptography (LBC); CRYSTALS-Kyber; Fault-tolerant architectures; Number theoretic transform (NTT); Error-resistant architectures;
D O I
10.1109/VLSI-SoC57769.2023.10321885
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The dawn of cost-effective miniaturised satellites is currently attracting venture capital in a never seen before ratio to launch mega-constellations of satellites for a diverse range of applications. These satellites are vulnerable to attacks by high-capability cyber-criminals (including quantum enabled adversaries), due to the critical data they transmit. Additionally, space missions have long lifespan and a long lead time in terms of development process, requiring a pre-emptive outlook to ensuring their safety. In 2016, National Institute of Standards and Technology (NIST) initiated the competition to standardise the post-quantum cryptography (PQC) schemes, announcing the first portfolio of chosen schemes in 2022. This work targets the only public key exchange (PKE) scheme among the winners of the NIST-PQC standardisation process, CRYSTALS-Kyber, and implements its core bottleneck operation, i.e., number theoretic transform (NTT) extensively used for the polynomial multiplication. To avoid data corruption due to space based radiations, a novel error-resistant model for NTT is presented based on hybrid protection mechanisms, i.e., the use of hamming codes for detection and correction of errors in the twiddle factors and the use of parity computed for all NTT coefficients for error detection. Benchmarking error protection overheads on a Xilinx Virtex-7 FPGA reports 16.4% and 10.8% degradation on the hardware efficiency when the hamming codes for twiddle factors and parity bit for NTT coefficients are used to mitigate errors, respectively. A total of 29.2% area overhead is benchmarked when compared to the standard unprotected NTT implementations. Index Terms-Post-quantum cryptography (PQC),
引用
收藏
页码:124 / 129
页数:6
相关论文
共 31 条
  • [21] An Efficient and Configurable Hardware Architecture of Polynomial Modular Operation for CRYSTALS-Kyber and Dilithium
    Lu, Jiahao
    Zhang, Jiaming
    Luo, Zhixiang
    Li, Aobo
    Huang, Tianze
    Li, Dongsheng
    Cheng, Chi
    2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024, 2024, : 29 - 32
  • [22] A compact hardware implementation of cca-secure key exchange mechanism crystals-kyber on fpga
    Xing Y.
    Li S.
    IACR Transactions on Cryptographic Hardware and Embedded Systems, 2021, 2021 (02): : 328 - 356
  • [23] Super-K: A Superscalar CRYSTALS-KYBER Processor Based on Efficient Arithmetic Array
    Zhang, Jiaming
    Lu, Jiahao
    Li, Aobo
    Wang, Mingbo
    Li, Xiang
    Huang, Tianze
    Chen, Lei
    Liu, Dongsheng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (09) : 4286 - 4290
  • [24] FPGA multi-unit parallel optimization and implementation of post-quantum cryptography CRYSTALS-Kyber
    Li B.
    Chen X.
    Feng F.
    Zhou Q.
    Tongxin Xuebao/Journal on Communications, 2022, 43 (02): : 196 - 207
  • [25] High-performance area-efficient polynomial ring processor for CRYSTALS-Kyber on FPGAs
    Chen, Zhaohui
    Ma, Yuan
    Chen, Tianyu
    Lin, Jingqiang
    Jing, Jiwu
    INTEGRATION-THE VLSI JOURNAL, 2021, 78 : 25 - 35
  • [26] A 273μW 0.34mm2 Efficient CRYSTALS-KYBER Processor for PQC Towards Edge Computing
    Li, Aobo
    Lu, Jiahao
    Liu, Dongsheng
    Yang, Shuo
    Huang, Tianze
    Zhang, Jiaming
    Xiong, Siqi
    Yang, Chenjun
    Li, Xiang
    2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024, 2024, : 472 - 475
  • [27] Highly-Efficient Hardware Architecture for CRYSTALS-Kyber With a Novel Conflict-Free Memory Access Pattern
    Guo, Wenbo
    Li, Shuguo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (11) : 4505 - 4515
  • [28] Dimension Augmentation and Combinatorial Criteria for Efficient Error-resistant DNA Self-assembly
    Chen, Ho-Lin
    Goel, Ashish
    Luhrs, Chris
    PROCEEDINGS OF THE NINETEENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, 2008, : 409 - 418
  • [29] Towards Quantum-Resistant Security: Pre-Silicon Power Side-Channel Leakage Analysis of CRYSTALS-Kyber
    Alam, Nashmin
    Zhang, Tao
    Farahmandi, Farimah
    2024 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, ISVLSI, 2024, : 149 - 154
  • [30] Detect and Replace: Efficient Soft Error Protection of FPGA-Based CNN Accelerators
    Gao, Zhen
    Qi, Yanmao
    Shi, Jinchang
    Liu, Qiang
    Ge, Guangjun
    Wang, Yu
    Reviriego, Pedro
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025, 33 (01) : 66 - 74