Innovative Fan-Out Embedded Bridge Structure for Co-Packaged Optics

被引:3
作者
Li, Jay [1 ]
Hsu, Terry [1 ]
Zhuan, Ming-Han [1 ]
Lin, Sam [1 ]
Shih, Teny [1 ]
Kao, Nicholas [1 ]
Wang, Yu-Po [1 ]
机构
[1] SPIL, Taichung, Taiwan
来源
2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC | 2023年
关键词
FO-EB; CPO; Optical Engine; Silicon-Photonics; Fan-out; RDL; Overhang; Insertion loss;
D O I
10.1109/ECTC51909.2023.00047
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Datacenter, machine learning, and artificial intelligence applications are demanding bandwidth of mroe than 25.6Tb/s. However, achieving the high channel counts required to reach these speeds usnig the current approach of pluggable modules that insert into the faceplate of the rack switch is very challenging. However, in order to overcome these challenges and eliminate data transmission bottlenecks, CPO (Copackaged optics) concept was proposed for the next generation packaging soluton to increase the data trasmission rate and bandwidth. CPO is an architecture to integrate the EIC (electrical integration die) and PIC (Photonics integration die) into a single packaging which shorten the optic and electrons signal transmission path and enhance the transition efficiency. In this study, we demonstrated FO-EB (Fan-Out Embedded Bridge) structure to integrate PIC and EIC dies into single package by embedded die technologies, FO-EB has shown the robust design to stack PIC and embedded EIC die vertically which PIC die was bonded on fan-out chip module with overhang design. However, in order to investigate the CPO electrical peroformance between the MPM-FCBGA and FOEB structure, we built the simulation models in this analysis. As the result, comparing to the tranditional MPM FCBGA CPO design, the insertion loss and RC delay were improved dramatically in FO-EB CPO. In this paper, FO-EB structure for CPO solution is sucessfully demonstrated, PIC overhang design allows sufficient space to assemble optical fiber. Besides, EIC dies are embedded into fan-out module which shorten the signal transimission distance between PIC and EIC die, it achieves the goals for both reducing CPO form factor and enhancing signal transition efficiency between optic and electronic die. Undoubtedly, the FO-EB structure will be the robust PIC and EIC vertical stacking solution for CPO design which brings high performance and small form factor benefits in siliconphotonics applications.
引用
收藏
页码:228 / 232
页数:5
相关论文
共 40 条
  • [31] Silicon Loop-Type Multimode Waveguide Structure With Fan-Out Output for Photonic Reservoir Computing
    Heinsalu, Siim
    Kan, Takashi
    Oshima, Hirotaka
    Tanaka, Hideaki
    Suzuki, Masatoshi
    Utaka, Katsuyuki
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2024, 42 (20) : 7321 - 7329
  • [32] Glass-molded optical interposers for wafer scale photonic integrated circuit packaging in 800G modules and co-packaged optics
    Ackermann, M.
    Shen, B.
    Merget, F.
    Wolz, M.
    Witzens, J.
    OPTICAL INTERCONNECTS XXII, 2022, 12007
  • [33] Short reach, high temperature operation and high reliability silicon photonic micro-transceivers for embedded and co-packaged system integration
    Kurata, Kazuhiko
    Hagihara, Yasuhiko
    Kurihara, Mitsuru
    Yashiki, Kenichiro
    Kinoshita, Keizo
    Shiba, Kazuhiro
    Kuwata, Makoto
    Muto, Takashi
    Kobayashi, Shigeru
    Baba, Naoto
    Fujii, Kozo
    Pitwon, Richard C. A.
    OPTICAL INTERCONNECTS XXI, 2021, 11692
  • [34] Development of Wafer Level Process for the Fabrication of Advanced Capacitive Fingerprint Sensors Using Embedded Silicon Fan-Out (eSiFO®) Technology
    Ma, Shuying
    Wang, Chengqian
    Zheng, Fengxia
    Yu, Daquan
    Xie, Hong
    Yang, Xiaobing
    Ma, Li
    Li, Ping
    Liu, Weidong
    Yu, Jambo
    Goodelle, Jason
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 28 - 34
  • [35] Process Design Kit and Initial Demonstration of Digital Metal-Embedded Chip Assembly for High Density IO Fan-Out Packaging
    Nadri, Souheil
    Tu, B-A. Clayton
    Herrault, Florian
    Sharifi, Hasan
    McCue, Jamin
    Khan, Abdullah
    Schwan, David
    Botticello, David
    Das, Sanjana
    Kuzmenko, Daniel
    Wong, Joel
    Phan, Vu
    Nguyen, Jason
    Wilt, Courtney
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 623 - 628
  • [36] Embedded Silicon Fan-Out (eSiFO): A Promising Wafer Level Packaging Technology for Multi-Chip and 3D System Integration
    Ma, Shuying
    Wang, Jiao
    Zhen, Fengxia
    Xiao, Zhiyi
    Wang, Teng
    Yu, Daquan
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1493 - 1498
  • [37] A novel multi-chip stacking technology development using a flip-chip embedded interposer carrier integrated in fan-out wafer-level packaging
    Lin, Yu-Min
    Chiu, Wei-Lan
    Chen, Chao-Jung
    Ding, Hsiang-En
    Lee, Ou-Hsiang
    Lin, Ang-Ying
    Cheng, Ren-Shin
    Wu, Sheng-Tsai
    Chang, Tao-Chih
    Chang, Hsiang-Hung
    Lo, Wei-Chung
    Lee, Chia-Hsin
    See, Jennifer
    Huang, Baron
    Liu, Xiao
    Hsiang, Te Pei
    Lee, Chang-Chun
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1076 - 1081
  • [38] Wafer Form Warpage Characterization Based on Composite Factors Including Passivation Films, Re-Distribution Layers, Epoxy Molding Compound Utilized in Innovative Fan-Out Package
    Liu, Cheng-Hsiang
    Chen, Lu-Yi
    Lu, Chang-Lun
    Chen, Hung-Chi
    Chen, Cheng-Yi
    Chang, Shou-Chi
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 847 - 852
  • [39] A 4x112 Gb/s Ultra-Compact Polarization-Insensitive Silicon Photonics WDM Receiver With CMOS TIA for Co-Packaged Optics and Optical I/O
    Xue, Jintao
    Wang, Binhao
    Chen, Yihan
    Chen, Sikai
    Wu, Jinyi
    Cheng, Chao
    Bao, Shenlei
    Qi, Nan
    Zhang, Wenfu
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2024, 42 (17) : 6028 - 6035
  • [40] Next Generation Panel-Scale RDL with Ultra Small Photo Vias and Ultra-fine Embedded Trenches for Low Cost 2.5D Interposers and High Density Fan-Out WLPs
    Liu, Fuhan
    Kubo, Atsushi
    Nair, Chandrasekharan
    Ando, Tomoyuki
    Furuya, Ryuta
    Dwarakanath, Shreya
    Sundaram, Venky
    Tummala, Rao R.
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1515 - 1521