Voltage Acceleration of Power NLDMOS Hot Carrier Degradation

被引:0
|
作者
Vashchenko, V. A. [1 ]
Sarbishaei, H. [1 ]
机构
[1] Analog Devices Corp, 130 Rio Robles, San Jose, CA 95134 USA
关键词
Hot carrier degradation; LDMOS; SOA; NMOS;
D O I
10.1109/IRPS48203.2023.10117625
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Hot carrier degradation (HCD) acceleration phenomenon by stress drain-source voltage of HV power NLDMOS devices have been studied using automated wafer level test methodology. A reasonable confidence level of the accelerated degradation rate prediction extrapolated from short term test results is demonstrated for the range of stress voltages between maximum operation voltage (MOV) and physical absolute maximum rating (AMR) determined through pulsed safe operating area (SOA). Two architectures of the HV power optimized NLDMOS devices are compared to LV NMOS. The applicability of high similar to 100x acceleration factor is demonstrated to enable full wafer data collection for statistical variation of the long-term reliability parameters for different wafer lots and device versions.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] Devices' optimization against hot-carrier degradation in high voltage pLEDMOS transistor
    Wu, Hong
    Qian, Qinsong
    Liu, Siyang
    Sun, Weifeng
    Shi, Longxing
    MICROELECTRONICS RELIABILITY, 2010, 50 (08) : 1071 - 1076
  • [22] Modeling and characterization of hot-carrier stress degradation in Power MOSFETs (invited)
    Reggiani, S.
    Gnani, E.
    Gnudi, A.
    Baccarani, G.
    Poli, S.
    Wise, R.
    Chuang, M. Y.
    Tian, W.
    Denison, M.
    2013 PROCEEDINGS OF THE EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2013, : 91 - 94
  • [23] Investigation of the hot carrier degradation in power LDMOS transistors with customized thick oxide
    Tallarico, A. N.
    Reggiani, S.
    Magnone, P.
    Croce, G.
    Depetro, R.
    Gattari, P.
    Sangiorgi, E.
    Fiegna, C.
    MICROELECTRONICS RELIABILITY, 2017, 76 : 475 - 479
  • [24] The Correct Hot Carrier Degradation Model
    Bernstein, J. B.
    Bender, E.
    Bensoussan, A.
    2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
  • [25] Gate voltage dependence on hot carrier degradation at an elevated temperature in a device with ultrathin silicon oxynitride
    Jo, Minseok
    Kim, Seonghyun
    Cho, Chunhum
    Chang, Man
    Hwang, Hyunsang
    APPLIED PHYSICS LETTERS, 2009, 94 (05)
  • [26] HOT CARRIER STRESS DEGRADATION MODES IN P-TYPE HIGH VOLTAGE LDMOS TRANSISTORS
    Enichlmair, H.
    Park, J. M.
    Carniello, S.
    Loeffler, B.
    Minixhofer, R.
    Levy, M.
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 426 - +
  • [27] Voltage dependences of parameter drifts in hot carrier degradation for n-channel LDMOS transistors
    Shahabuddin, S.
    Soin, N.
    Goh, K. K.
    Wahab, Y. Abdul
    Hussin, H.
    MICROELECTRONIC ENGINEERING, 2013, 109 : 101 - 104
  • [28] Effects of drain structures on the hot-carrier degradation of high-voltage LDMOS transistors
    Lee, DW
    Roh, TM
    Kim, J
    Koo, JG
    Nam, KS
    Kim, DY
    Park, HS
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 1999, 34 : S542 - S545
  • [29] Impact of self-heating effect on hot carrier degradation in high-voltage LDMOS
    Cheng, Chih-Chang
    Lin, J. F.
    Wang, Tahui
    Hsieh, T. H.
    Tzeng, J. T.
    Jong, Y. C.
    Liou, R. S.
    Pan, Samuel C.
    Hsu, S. L.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 881 - +
  • [30] NOVEL VOLTAGE STEP STRESS (VSS) TECHNIQUE FOR FAST LIFETIME PREDICTION OF HOT CARRIER DEGRADATION
    Feng, Xixiang
    Ren, Pengpeng
    Ji, Zhigang
    Wang, Runsheng
    Sutaria, Ketul B.
    Cao, Yu
    Huang, Ru
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,