A Deep-Learning Data-Driven Approach for Reducing FPGA Routing Runtimes

被引:1
作者
Martin, T. [1 ]
Li, Q. [1 ]
Barnes, C. [1 ]
Grewal, G. [1 ]
Areibi, S. [1 ]
机构
[1] Univ Guelph, Guelph, ON N1G 2W1, Canada
来源
2023 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, ICFPT | 2023年
关键词
FPGA Routing; Deep Learning; VTR;
D O I
10.1109/ICFPT59805.2023.00006
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Many researchers have identified the long run-time of Field Programmable Gate Array (FPGA) routing tools as a major barrier to the timely completion of designs. This paper presents a robust, data-driven method for reducing routing run-time that requires no changes to the routing algorithm and that preserves solution quality. The approach involves first predicting the global switch and wire-segment utilization for a given placement, and then pre-loading this information into the router changing the node pricing used by the negotiationcongested heuristic employed by the router. This foresight enables the router to make alternate decisions early on, resulting in faster convergence. The forecasting of routing-resource utilization is formulated as an image-translation problem and resolved using a convolutional encoder decoder with modified loss function. The deep-learning model is trained and tested using the large, modern Titan benchmarks. The proposed approach is applied to two state-of-the-art FPGA routers, AIR and Enhanced Pathfinder, and adds almost no computational overhead to either router. Empirical results show an average reduction in CPU runtimes of 17.3% and 44.3% for AIR and Enhanced Pathfinder, respectively, with no significant degradation in wirelength or critical-path delay.
引用
收藏
页码:7 / 15
页数:9
相关论文
共 20 条
  • [1] Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
  • [2] Cheng RY, 2021, ADV NEUR IN, V34
  • [3] Elgammal M., 2021, IEEE T COMPUTER AIDE, P1
  • [4] Grewal G., ABOUT US
  • [5] Deep Residual Learning for Image Recognition
    He, Kaiming
    Zhang, Xiangyu
    Ren, Shaoqing
    Sun, Jian
    [J]. 2016 IEEE CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION (CVPR), 2016, : 770 - 778
  • [6] ParaDRo: A Parallel Deterministic Router Based on Spatial Partitioning and Scheduling
    Hoo, Chin Hau
    Kumar, Akash
    [J]. PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), 2018, : 67 - 76
  • [7] McMurchie L., 1995, FPGA '95. 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, P111, DOI 10.1145/201310.201328
  • [8] VTR 8: High-performance CAD and Customizable FPGA Architecture Modelling
    Murray, Kevin E.
    Petelin, Oleg
    Zhong, Sheng
    Wang, Jia Min
    Eldafrawy, Mohamed
    Legault, Jean-Philippe
    Sha, Eugene
    Graham, Aaron G.
    Wu, Jean
    Walker, Matthew J. P.
    Zeng, Hanqing
    Patros, Panagiotis
    Luu, Jason
    Kent, Kenneth B.
    Betz, Vaughn
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2020, 13 (02)
  • [9] Murray KE, 2020, ASIA S PACIF DES AUT, P338, DOI 10.1109/ASP-DAC47756.2020.9045175
  • [10] Paszke A, 2019, ADV NEUR IN, V32