Design Space Exploration for CNN Offloading to FPGAs at the Edge

被引:0
|
作者
Korol, Guilherme [1 ]
Jordan, Michael Guilherme [1 ]
Rutzig, Mateus Beck [2 ]
Castrillon, Jeronimo [3 ,4 ]
Schneider Beck, Antonio Carlos [1 ]
机构
[1] Univ Fed Rio Grande do Sul UFRGS, Inst Informat, Porto Alegre, Brazil
[2] Univ Fed Santa Maria UFSM, Elect & Comp Dept, Santa Maria, Brazil
[3] Tech Univ Dresden, Ctr Adv Elect Dresden, Dresden, Germany
[4] Ctr Scalable Data Analyt & Artificial Intelligenc, Dresden, Germany
来源
2023 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, ISVLSI | 2023年
基金
巴西圣保罗研究基金会;
关键词
Edge Computing; IoT; Offloading; CNN; FPGA;
D O I
10.1109/ISVLSI59464.2023.10238644
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
AI-based IoT applications relying on heavy-load deep learning algorithms like CNNs challenge IoT devices that are restricted in energy or processing capabilities. Edge computing offers an alternative by allowing the data to get offloaded to so-called edge servers with hardware more powerful than IoT devices and physically closer than the cloud. However, the increasing complexity of data and algorithms and diverse conditions make even powerful devices, such as those equipped with FPGAs, insufficient to cope with the current demands. In this case, optimizations in the algorithms, like pruning and early-exit, are mandatory to reduce the CNNs computational burden and speed up inference processing. With that in mind, we propose ExpOL, which combines the pruning and early-exit CNN optimizations in a system-level FPGA-based IoT-Edge design space exploration. Based on a user-defined multi-target optimization, ExpOL delivers designs tailored to specific application environments and user needs. When evaluated against state-of-the-art FPGA-based accelerators (either local or offloaded), designs produced by ExpOL are more power-efficient (by up to 2x) and process inferences at higher user quality of experience (by up to 12.5%).
引用
收藏
页码:276 / 281
页数:6
相关论文
共 50 条
  • [1] CNN2Gate: An Implementation of Convolutional Neural Networks Inference on FPGAs with Automated Design Space Exploration
    Ghaffari, Alireza
    Savaria, Yvon
    ELECTRONICS, 2020, 9 (12) : 1 - 23
  • [2] Design space exploration for sparse matrix-matrix multiplication on FPGAs
    Lin, Colin Yu
    Wong, Ngai
    So, Hayden Kwok-Hay
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2013, 41 (02) : 205 - 219
  • [3] GRASP-based High-Level Synthesis Design Space Exploration for FPGAs
    Schuster, Nikolas P.
    Nazar, Gabriel L.
    2023 XIII BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING, SBESC, 2023,
  • [4] Floating Point Hardware for Embedded Processors in FPGAs: Design Space Exploration for Performance and Area
    Rodolfo, Taciano A.
    Calazans, Ney L. V.
    Moraes, Fernando G.
    2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 24 - 29
  • [5] Edge computing design space exploration for heart rate monitoring
    Miranda, Jose A.
    Canabal, Manuel F.
    Gutierrez-Martin, Laura
    Lanza-Gutierrez, Jose M.
    Lopez-Ongil, Celia
    INTEGRATION-THE VLSI JOURNAL, 2022, 84 : 171 - 179
  • [6] AdaFlow: A Framework for Adaptive Dataflow CNN Acceleration on FPGAs
    Korot, Guilherme
    Jordan, Michael Guilherme
    Rutzig, Mateus Beck
    Schneider Beck, Antonio Carlos
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 244 - 249
  • [7] Synergistically Exploiting CNN Pruning and HLS Versioning for Adaptive Inference on Multi-FPGAs at the Edge
    Korol, Guilherme
    Jordan, Michael Guilherme
    Rutzig, Mateus Beck
    Schneider Beck, Antonio Carlos
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2021, 20 (05)
  • [8] Design Space Exploration for Edge Machine Learning Featured by MathWorks FPGA DL Processor: A Survey
    Bertazzoni, Stefano
    Canese, Lorenzo
    Cardarilli, Gian Carlo
    Di Nunzio, Luca
    Fazzolari, Rocco
    Re, Marco
    Spano, Sergio
    IEEE ACCESS, 2024, 12 (9418-9439): : 9418 - 9439
  • [9] Automated Exploration and Implementation of Distributed CNN Inference at the Edge
    Guo, Xiaotian
    Pimentel, Andy D. D.
    Stefanov, Todor
    IEEE INTERNET OF THINGS JOURNAL, 2023, 10 (07) : 5843 - 5858
  • [10] Energy-Efficient Joint Partitioning and Offloading for Delay-Sensitive CNN Inference in Edge Computing
    Zha, Zhiyong
    Yang, Yifei
    Xia, Yongjun
    Wang, Zhaoyi
    Luo, Bin
    Li, Kaihong
    Ye, Chenkai
    Xu, Bo
    Peng, Kai
    APPLIED SCIENCES-BASEL, 2024, 14 (19):