An accurate Verilog-A based model for MEMS capacitive accelerometer

被引:1
|
作者
Vajargah, Maryam Karimi [1 ]
Shamsi, Hossein [1 ]
机构
[1] KN Toosi Univ Technol, Fac Elect Engn, Microelect Circuits Lab, Tehran, Iran
关键词
Accelerometer; Verilog-A model; MEMS capacitive; Readout Circuit; Capacitance to Voltage Converter; CONVERTER; SENSOR; DESIGN; OFFSET;
D O I
10.1016/j.aeue.2023.154625
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an accurate macro model for a capacitive micro accelerometer using Verilog-A tool. For this purpose, first the accelerometer is simulated in COMSOL software. Then, considering the simplified physics of the accelerometer, a preliminary Verilog-A model is derived, which is not accurate enough. This initial model has been modified by using mathematical tools and adapting to the results of COMSOL. Furthermore, a switched-capacitor based capacitance to voltage converter (CVC) is used as a readout circuit to validate the proposed model. The CVC is designed, simulated and optimized in the Cadence software by using a 65 nm CMOS tech-nology. In order to reduce low-frequency non-idealities such as flicker noise and DC offsets, a chopper-stabilization technique is used. The power consumption for a 1.2 V supply is 140 & mu;W. Simulation results show a good agreement between COMSOL results and simulation of the proposed model in the Cadence.
引用
收藏
页数:10
相关论文
共 50 条
  • [1] Verilog-A Modeling and Design of a Micromachined Capacitive Accelerometer
    Li Haojiong
    Zhang Mingming
    Chen Zhongjian
    Huang Jingqing
    Meng Xiangyun
    Lu Wengao
    Zhang Yacong
    Su Weiguo
    Li Song
    2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [2] A Verilog-A Based Fractional Frequency Synthesizer Model for Fast and Accurate Noise Assessment
    Gonzalez-Diaz, Victor R.
    Munoz-Pacheco, Jesus M.
    Espinosa-Flores-Verdad, Guillermo
    Sanchez-Gaspariano, Luis A.
    RADIOENGINEERING, 2016, 25 (01) : 89 - 97
  • [3] Corrected and Accurate Verilog-A for Linear Dopant Drift Model of Memristors
    Emara, Ahmed A.
    Aboudina, Mohamed M.
    Fahmy, Hossam A. H.
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 499 - 502
  • [4] Modeling and simulation of capacitive gate transducer using Verilog-A
    Yang, Bo
    Yang, Yin-Tang
    Sun, Long-Jie
    Zhu, Zhang-Ming
    Dianzi Qijian/Journal of Electron Devices, 2005, 28 (04): : 871 - 874
  • [5] Study of Memristor with Verilog-A Model
    Baghel, Vijay Singh
    Akashe, Shyam
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2016, 11 (2-3): : 89 - 97
  • [6] Verilog-A Based Compact Model of the Silicon Hall Element
    Dao Dinh Ha
    Stempitsky, Viktor
    Tran Tuan Trung
    PROCEEDINGS OF 2017 7TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, DESIGN, AND VERIFICATION (ICDV), 2017, : 41 - 45
  • [7] Test of the VCSEL Driver Based on Verilog-A VCSEL Model
    Hwang, Jeongho
    Jeong, Gyu-Seob
    Bae, Woorham
    Kim, Yoonsoo
    Kim, Gyungock
    Jeong, Deog-Kyoon
    2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 81 - 82
  • [8] An Accurate and Verilog-A Compatible Compact Model for Graphene Field-Effect Transistors
    Martin Landauer, Gerhard
    Jimenez, David
    Gonzalez, Jose Luis
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2014, 13 (05) : 895 - 904
  • [9] Macro Model of Capacitive MEMS Accelerometer in Cadence Environment
    Maj, C.
    Szermer, M.
    Napieralski, A.
    Kirjusha, B.
    Tchkalov, A.
    Michalik, P.
    2016 17TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2016,
  • [10] Optimization of MEMS capacitive accelerometer
    Benmessaoud, Mourad
    Nasreddine, Mekkakia Maaza
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2013, 19 (05): : 713 - 720