In-NVRAM Unified PUF and TRNG Based on Standard CMOS Technology

被引:3
|
作者
Serrano, Ronaldo [1 ]
Sarmiento, Marco [1 ]
Duran, Ckristian [1 ]
Dang, Tuan-Kiet [1 ]
Hoang, Trong-Thuc [1 ]
Pham, Cong-Kha [1 ]
机构
[1] Univ Electrocommun UEC, Tokyo, Japan
来源
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS | 2023年
关键词
NVRAM; PUF; TRNG; NIST; RoT; MEMORY;
D O I
10.1109/ISCAS46773.2023.10181362
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Hardware security primitives provide Root-of-Trust (RoT) procedures for booting, authentication, and key generation processes in secure integrated systems. The RoT requires True Random Number Generators (TRNGs), Physical Unclonable Functions (PUFs), and non-volatile memories for essential key generation and identity authentication. However, these implementations introduce challenges due to the physical phenomena used in each primitive, requiring complex calibration or special technologies with additional masks. In addition, the integration of separated implementations in a single system-on-a-chip increases the area overhead. This work describes a unified PUF-TRNG in a Non-Volatile Random Access Memory (NVRAM) implementation in 180-nm CMOS technology. The PUF and TRNG primitives are based on the NVRAM metastability in the sense amplifier. The TRNG passes the statistical and entropy tests provided by NIST SP800-22 and SP800-90B, respectively. In addition, the normalized minimum entropy of the TRNG is 0.987 in the worst case with PVT (Process, Voltage, and Temperature) variations. The PUF uniformity, uniqueness and reliability are 49.85%, 48.12% and 99.58%, respectively at nominal conditions. Moreover, the PUF reach 6735F 2/bit normalized area(1). The NVRAM needs 8.5V for the programming and erasing modes. Finally, the unified implementation occupies 43155 mu m(2) with 1332kF(2) of normalized area.
引用
收藏
页数:5
相关论文
共 27 条
  • [21] Unipolar Resistive Switch Based on Silicon Monoxide Realized by CMOS Technology
    Zhang, Lijie
    Huang, Ru
    Gao, Dejin
    Wu, Dake
    Kuang, Yongbian
    Tang, Poren
    Ding, Wei
    Wang, Albert Z. H.
    Wang, Yangyuan
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (08) : 870 - 872
  • [22] Multi-level, Memory-based Logic using CMOS Technology
    Dugganapally, Indira Priyadarshini
    Watkins, Steve E.
    Cooper, Benjamin
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 584 - 589
  • [23] Contact PUF: Highly Stable Physical Unclonable Functions Based on Contact Failure Probability in 180 nm, 130 nm, and 28 nm CMOS Processes
    Jeon, Duhyun
    Lee, Dongmin
    Kim, Dong Kyue
    Choi, Byong-Deok
    2022 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2022, : 85 - 88
  • [24] A single-poly EEPROM with low leakage charge pump and peripheral circuits for passive RFID tag in a standard CMOS technology
    Yang, Fan
    Zheng, Yongan
    Wang, Chunguang
    Shen, Ling
    Liao, Huailin
    IEICE ELECTRONICS EXPRESS, 2017, 14 (10):
  • [25] An SRAM-Based Radiation Monitor With Dynamic Voltage Control in 0.18-μm CMOS Technology
    Prinzie, Jeffrey
    Thys, Sam
    Van Bockel, Bjorn
    Wang, Jialei
    De Smedt, Valentijn
    Leroux, Paul
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2019, 66 (01) : 282 - 289
  • [26] Hybrid CMOS/Magnetic Process Design Kit and SOT-based Non-volatile Standard Cell Architectures
    Di Pendina, Gregory
    Jabeur, Kotb
    Prenat, Guillaume
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 692 - 699
  • [27] Nanomechanical switches based on metal-insulator-metal capacitors from a standard complementary-metal-oxide semiconductor technology
    Munoz-Gamarra, J. L.
    Uranga, A.
    Barniol, N.
    APPLIED PHYSICS LETTERS, 2014, 104 (24)