In-NVRAM Unified PUF and TRNG Based on Standard CMOS Technology

被引:3
|
作者
Serrano, Ronaldo [1 ]
Sarmiento, Marco [1 ]
Duran, Ckristian [1 ]
Dang, Tuan-Kiet [1 ]
Hoang, Trong-Thuc [1 ]
Pham, Cong-Kha [1 ]
机构
[1] Univ Electrocommun UEC, Tokyo, Japan
来源
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS | 2023年
关键词
NVRAM; PUF; TRNG; NIST; RoT; MEMORY;
D O I
10.1109/ISCAS46773.2023.10181362
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Hardware security primitives provide Root-of-Trust (RoT) procedures for booting, authentication, and key generation processes in secure integrated systems. The RoT requires True Random Number Generators (TRNGs), Physical Unclonable Functions (PUFs), and non-volatile memories for essential key generation and identity authentication. However, these implementations introduce challenges due to the physical phenomena used in each primitive, requiring complex calibration or special technologies with additional masks. In addition, the integration of separated implementations in a single system-on-a-chip increases the area overhead. This work describes a unified PUF-TRNG in a Non-Volatile Random Access Memory (NVRAM) implementation in 180-nm CMOS technology. The PUF and TRNG primitives are based on the NVRAM metastability in the sense amplifier. The TRNG passes the statistical and entropy tests provided by NIST SP800-22 and SP800-90B, respectively. In addition, the normalized minimum entropy of the TRNG is 0.987 in the worst case with PVT (Process, Voltage, and Temperature) variations. The PUF uniformity, uniqueness and reliability are 49.85%, 48.12% and 99.58%, respectively at nominal conditions. Moreover, the PUF reach 6735F 2/bit normalized area(1). The NVRAM needs 8.5V for the programming and erasing modes. Finally, the unified implementation occupies 43155 mu m(2) with 1332kF(2) of normalized area.
引用
收藏
页数:5
相关论文
共 27 条
  • [1] A Unified NVRAM and TRNG in Standard CMOS Technology
    Serrano, Ronaldo
    Duran, Ckristian
    Sarmiento, Marco
    Pham, Cong-Kha
    IEEE ACCESS, 2022, 10 : 79213 - 79221
  • [2] A Unified OTP and PUF Exploiting Post-Program Current on Standard CMOS Technology
    Serrano, Ronaldo
    Duran, Ckristian
    Sarmiento, Marco
    Nguyen, Khai-Duy
    Iizuka, Tetsuya
    Hoang, Trong-Thuc
    Pham, Cong-Kha
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [3] A Unified TRNG And PUF Module Based On Threshold Switching Array
    Kan, Jianhao
    Zhang, Zhejia
    Gao, Dawei
    Zhong, Shuai
    Zhang, Yishu
    2024 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY, ICICDT 2024, 2024,
  • [4] A memristor-based unified PUF and TRNG chip with a concealable ability for advanced edge security
    Li, Xueqi
    Lin, Bohan
    Gao, Bin
    Lu, Yuyao
    Yang, Siyao
    Su, Zhiqiang
    Shen, Ting-Ying
    Tang, Jianshi
    Qian, He
    Wu, Huaqiang
    SCIENCE ADVANCES, 2025, 11 (13):
  • [5] A Unified PUF and TRNG Design Based on 40-nm RRAM With High Entropy and Robustness for IoT Security
    Gao, Bin
    Lin, Bohan
    Li, Xueqi
    Tang, Jianshi
    Qian, He
    Wu, Huaqiang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (02) : 536 - 542
  • [6] MRAM PUF: A Novel Geometry Based Magnetic PUF With Integrated CMOS
    Das, Jayita
    Scott, Kevin
    Rajaram, Srinath
    Burgett, Drew
    Bhanja, Sanjukta
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2015, 14 (03) : 436 - 443
  • [7] Diffused Bit Generator model for TRNG Application at CMOS 45nm Technology
    Rajagopalan, Sundararaman
    Rethinam, Sivaraman
    Lakshmi, Govindu
    Mounika, Police
    Vani, Ravulapenta
    Chandana, Dasari
    2017 INTERNATIONAL CONFERENCE ON MICROELECTRONIC DEVICES, CIRCUITS AND SYSTEMS (ICMDCS), 2017,
  • [8] Unified Authentication Scheme for IoT Blockchain Based on PUF
    Li, Dawei
    Song, Yingxian
    Zhang, Lixin
    Liu, Di
    Ma, Baoquan
    Guan, Zhenyu
    19TH IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS (ISPA/BDCLOUD/SOCIALCOM/SUSTAINCOM 2021), 2021, : 792 - 798
  • [9] Cycle PUF : A Cycle operator based PUF in Carbon Nanotube FET Technology
    Srinivasu, B.
    Chattopadhyay, Anupam
    2021 IEEE 21ST INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE NANO 2021), 2021, : 13 - 16
  • [10] Harnessing Entropy: RRAM Crossbar-based Unified PUF and RNG
    Rajendran, Gokulnath
    Zahoor, Furqan
    Thakker, Sidhaant Sachin
    Singh, Simranjeet
    Merchant, Farhad
    Rana, Vikas
    Chattopadhyay, Anupam
    PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 560 - 564