Linked Coupling Faults Detection by Multirun March Tests

被引:0
作者
Mrozek, Ireneusz [1 ]
Yarmolik, Vyacheslav N. [2 ]
机构
[1] Bialystok Tech Univ, Fac Comp Sci, PL-15351 Bialystok, Poland
[2] Belarusian State Univ Informat & Radioelect, Fac Comp Sci, Minsk 220013, BELARUS
来源
APPLIED SCIENCES-BASEL | 2024年 / 14卷 / 06期
关键词
memory tests; march tests; coupling faults; linked faults;
D O I
10.3390/app14062501
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
This paper addresses the problem of describing the complex linked coupling faults of memory devices and formulating the necessary and sufficient conditions for their detection. The main contribution of the proposed approach is based on using a new formal model of such faults, the critical element of which is the introduction of roles and scenarios performed by the cells involved in the fault. Three roles are defined such that the cells of the complex linked coupling faults perform, namely, the roles of the aggressor (A), the victim (V), and both (B), performed by two cells simultaneously in relation to each other. The memory march test and applied address sequence and background determine the scenario for implementing the roles of memory faulty cells. The necessary and sufficient conditions for detecting linked coupling faults are given based on a new formal model. Formally, the undetectable linked coupling faults are defined, and the conditions for their detection are formulated using multirun memory march tests. The experimental investigation confirmed the validity of the proposed formulated statements. Based on the example of a linked coupling fault, this study demonstrates the fulfillment of the necessary and sufficient conditions for its detection using a single march test. As demonstrated in this article, employing the approach proposed by the authors, a two-pass march C test, for instance, enables the attainment of 55.42% fault coverage for linked coupling faults, inclusive of undetectable faults identified by the single-pass march test.
引用
收藏
页数:14
相关论文
共 31 条
  • [1] Azevedo J, 2012, PROC EUR TEST SYMP
  • [2] March test algorithm for unlinked static reduced three-cell coupling faults in random-access memories
    Cascaval, P.
    Cascaval, D.
    [J]. MICROELECTRONICS JOURNAL, 2019, 93
  • [3] Efficient march test for 3-coupling faults in random access memories
    Cascaval, P
    Bennett, S
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2001, 24 (10) : 501 - 509
  • [4] Testing Inter-Word Coupling Faults of Wide I/O DRAMs
    Chou, Che-Wei
    Chen, Yong-Xiao
    Li, Jin-Fu
    [J]. 2015 IEEE 24TH ASIAN TEST SYMPOSIUM (ATS), 2015, : 67 - 72
  • [5] Cockburn B. F., 1995, Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing (Cat. No.95TB8065), P117, DOI 10.1109/MTDT.1995.518092
  • [6] DETERMINISTIC TESTS FOR DETECTING SINGLE V-COUPLING FAULTS IN RAMS
    COCKBURN, BF
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1994, 5 (01): : 91 - 113
  • [7] Exhaustive and near-exhaustive memory testing techniques and their BIST implementations
    Das, D
    Karpovsky, M
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 10 (03): : 215 - 229
  • [8] Goor A.J.v.d., 1991, Testing Semiconductor Memories: Theory and Practice
  • [9] The state-of-art and future trends in testing embedded memories
    Hamdioui, S
    Gaydadjiev, G
    de Goor, AJV
    [J]. RECORDS OF THE 2004 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2004, : 54 - 59
  • [10] A New Method for March Test Algorithm Generation and Its Application for Fault Detection in RAMs
    Harutyunyan, Gurgen
    Shoukourian, Samvel
    Vardanian, Valery
    Zorian, Yervant
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (06) : 941 - 949