A Novel Structure Between WL Spaces to Improve the Retention Characteristics in 3D NAND Flash

被引:1
作者
Suh, Yunejae [1 ,2 ]
Kyung, Hyewon [1 ,3 ]
Jung, Youngho [4 ]
Kang, Daewoong [1 ]
机构
[1] Seoul Natl Univ, Dept Next Generat Semicond Convergence & Open Shar, Seoul 08826, South Korea
[2] Soongsil Univ, Dept Elect Engn, Seoul 06978, South Korea
[3] Chung Ang Univ, Sch Elect & Elect Engn, Seoul 06974, South Korea
[4] Daegu Univ, Dept Elect & Elect Engn, Gyongsan 38453, Gyeongsangbuk D, South Korea
关键词
3D NAND; lateral charge spreading; charge trap layer; intercell CTL thickness; ISPP slope; cell current; dielectric constant; screen effect; RELIABILITY; MEMORY; 2D;
D O I
10.1109/ACCESS.2024.3358331
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
As NAND flash evolved from two-dimensional (2D) to three-dimensional (3D), all cells have been changed to share a charge trap layer (CTL). This change has a lateral charge spreading effect, which is the trapped charge spreading laterally. This lateral charge spreading effect causes a major problem in NAND flash reliability. In this study, we introduce a new structure that can improve lateral charge spreading by defining a new parameter called 'intercell CTL thickness' and modifying the CTL structure in the WL spaces. When the intercell CTL thickness decreases, the ISPP slope remains relatively constant up to a certain thickness, indicating that program efficiency does not decrease until that critical point. However, as the intercell CTL thickness decreases, the current also decreases, which can be explained by the screen effect and dielectric constant reduction. As for the thickness of the CTL, which is the trap nitride thickness, it decreases while the oxide thickness increases. As a result, it causes a decrease in the total dielectric constant, resulting a decrease in cell current. In addition, as the physical CTL thickness decreases, more charges will be trapped in the same V-TH condition. More charges strengthen the screen effect on the electric field, causing a decrease in cell current. In this study, we will discuss the retention characteristics of this novel structure, investigate the window characteristics between lateral charge spreading with cell current, and propose the optimal point.
引用
收藏
页码:15050 / 15055
页数:6
相关论文
共 34 条
  • [1] Impact of Charge Trapping Layer Thickness and New Trade-Off in Performance Characteristics of 3-D SONOS Devices
    Arreghini, Antonio
    Kar, Gouri Sankar
    Van den Bosch, Geert
    Van Houdt, Jan
    [J]. IEEE ELECTRON DEVICE LETTERS, 2013, 34 (05) : 632 - 634
  • [2] Influence of Channel Hole Remaining Ratio on Hemi-Cylindrical Vertical NAND Flash Memory
    Chang, Jin Ho
    Uhm, Ji Ho
    Kwon, Hyug Su
    Kwon, Eunmee
    Choi, Woo Young
    [J]. IEEE ELECTRON DEVICE LETTERS, 2022, 43 (09) : 1432 - 1435
  • [3] Chen H.-T., 2015, TECH DIG
  • [4] Choi S.-K., 2012, TECH DIG
  • [5] Influence of Intercell Trapped Charge on Vertical NAND Flash Memory
    Choi, Woo Young
    Kwon, Hyug Su
    Kim, Yong Jun
    Lee, Byungin
    Yoo, Hyunseung
    Choi, Sangmoo
    Cho, Gyu-Seog
    Park, Sung-Kye
    [J]. IEEE ELECTRON DEVICE LETTERS, 2017, 38 (02) : 164 - 167
  • [6] Reliability of NAND Flash Arrays: A Review of What the 2-D-to-3-D Transition Meant
    Compagnoni, Christian Monzio
    Spinelli, Alessandro S.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (11) : 4504 - 4516
  • [7] Reviewing the Evolution of the NAND Flash Technology
    Compagnoni, Christian Monzio
    Goda, Akira
    Spinelli, Alessandro S.
    Feeley, Peter
    Lacaita, Andrea L.
    Visconti, Angelo
    [J]. PROCEEDINGS OF THE IEEE, 2017, 105 (09) : 1609 - 1633
  • [8] Quantum energy-transport and drift-diffusion models
    Degond, P
    Méhats, F
    Ringhofer, C
    [J]. JOURNAL OF STATISTICAL PHYSICS, 2005, 118 (3-4) : 625 - 667
  • [9] RF/High-Speed I/O ESD Protection: Co-optimizing Strategy Between BEOL Capacitance and HBM Immunity in Advanced CMOS Process
    Son, Dokyun
    Park, Jaeyeol
    Shin, Hyungcheol
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (07) : 2778 - 2784
  • [10] 3-D NAND Technology Achievements and Future Scaling Perspectives
    Goda, Akira
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (04) : 1373 - 1381