RVComp: Analog Variation Compensation for RRAM-based In-Memory Computing

被引:2
|
作者
He, Jingyu [1 ]
Lastras, Miguel [2 ]
Ye, Terry Tao [3 ]
Tsui, Chi-Ying [1 ]
Cheng, Kwang-Ting [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Hong Kong, Peoples R China
[2] Univ Autonoma San Luis Potosi, San Luis Potosi, San Luis Potosi, Mexico
[3] Southern Univ Sci & Technol, Shenzhen, Peoples R China
来源
2023 28TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC | 2023年
关键词
Resistive random access memory; reliability; analog compensation; INFERENCE; MODEL;
D O I
10.1145/3566097.3567858
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Resistive Random Access Memory (RRAM) has shown great potential in accelerating memory-intensive computation in neural network applications. However, RRAM-based computing suffers from significant accuracy degradation due to the inevitable device variations. In this paper, we propose RVComp, a fine-grained analog Compensation approach to mitigate the accuracy loss of in-memory computing incurred by the Variations of the RRAM devices. Specifically, weights in the RRAM crossbar are accompanied by dedicated compensation RRAM cells to offset their programming errors with a scaling factor. A programming target shifting mechanism is further designed with the objectives of reducing the hardware overhead and minimizing the compensation errors under large device variations. Based on these two key concepts, we propose double and dynamic compensation schemes and the corresponding support architecture. Since the RRAM cells only account for a small fraction of the overall area of the computing macro due to the dominance of the peripheral circuitry, the overall area overhead of RVComp is low and manageable. Simulation results show RVComp achieves a negligible 1.80% inference accuracy drop for ResNet18 on the CIFAR-10 dataset under 30% device variation with only 7.12% area and 5.02% power overhead and no extra latency.
引用
收藏
页码:246 / 251
页数:6
相关论文
共 43 条
  • [31] Temporal Correlation Detection Based on 3D NAND Flash In-Memory Computing
    Zhou, Wen
    Jin, Lei
    Cui, Jiameng
    Li, Kaiwei
    Jia, Xinlei
    Zhang, An
    Huo, Zongliang
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (06) : 874 - 877
  • [32] Fully Binarized Graph Convolutional Network Accelerator Based on In-Memory Computing with Resistive Random-Access Memory
    Zhang, Woyu
    Li, Zhi
    Zhang, Xinyuan
    Wang, Fei
    Wang, Shaocong
    Lin, Ning
    Li, Yi
    Wang, Jun
    Yue, Jinshan
    Dou, Chunmeng
    Xu, Xiaoxin
    Wang, Zhongrui
    Shang, Dashan
    ADVANCED INTELLIGENT SYSTEMS, 2024, 6 (07)
  • [33] 2T1M-Based Double Memristive Crossbar Architecture for In-Memory Computing
    Vourkas, Ioannis
    Papandroulidakis, Georgios
    Sirakoulis, Georgios Ch.
    Abusleme, Angel
    INTERNATIONAL JOURNAL OF UNCONVENTIONAL COMPUTING, 2016, 12 (04) : 265 - 280
  • [34] Crossbar-Level Retention Characterization in Analog RRAM Array-Based Computation-in-Memory System
    Zhao, Meiran
    Gao, Bin
    Yao, Peng
    Zhang, Qingtian
    Zhou, Ying
    Tang, Jianshi
    Qian, He
    Wu, Huaqiang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (08) : 3813 - 3818
  • [35] SIMPLY plus : A Reliable STT-MRAM-Based Smart Material Implication Architecture for In-Memory Computing
    Moposita, Tatiana
    Garzon, Esteban
    de Rose, Raffaele
    Crupi, Felice
    Vladimirescu, Andrei
    Trojman, Lionel
    Lanuzza, Marco
    IEEE ACCESS, 2023, 11 : 144084 - 144094
  • [36] Cryo-SIMPLY: A Reliable STT-MRAM-Based Smart Material Implication Architecture for In-Memory Computing
    Moposita, Tatiana
    Garzon, Esteban
    Teman, Adam
    Lanuzza, Marco
    NANOMATERIALS, 2025, 15 (01)
  • [37] Investigation of process parameter variation in the memristor based resistive random access memory (RRAM): Effect of device size variations
    Dongale, T. D.
    Patil, K. P.
    Mullani, S. B.
    More, K. V.
    Delekar, S. D.
    Patil, P. S.
    Gaikwad, P. K.
    Kamat, R. K.
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2015, 35 : 174 - 180
  • [38] HW/SW Co-Design for Reliable TCAM- Based In-Memory Brain-Inspired Hyperdimensional Computing
    Thomann, Simon
    Genssler, Paul R.
    Amrouch, Hussam
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (08) : 2404 - 2417
  • [39] A Variation-Aware Preferential Design Approach for Memory-Based Reconfigurable Computing
    Paul, Somnath
    Mukhopadhyay, Saibal
    Bhunia, Swarup
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (12) : 2449 - 2461
  • [40] High-Speed Serial and Semi-Parallel IMPLY-based Approximate Adders through Memristors for In-Memory Computing
    Kaushik, Nandit
    Krishna, Hemanth
    Bodapati, Srinivasu
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,