Random Flip Bit Aware Reading for Improving High-Density 3-D NAND Flash Performance

被引:6
作者
Feng, Hua [1 ]
Wei, Debao [1 ]
Gu, Shipeng [2 ]
Piao, Zhelong [1 ]
Wang, Yongchao [1 ]
Qiao, Liyan [1 ]
机构
[1] Harbin Inst Technol, Sch Elect & Informat Engn, Harbin 150080, Peoples R China
[2] Chinese Flight Test Estab, Xian 710089, Peoples R China
关键词
Flash memories; Calibration; Threshold voltage; Reliability; Parity check codes; Optimization; Decoding; 3-D NAND flash; read reference voltage; storage reliability; random read error; memory test; STRATEGY; VOLTAGE;
D O I
10.1109/TCSI.2024.3366902
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the explosive growth of data storage demands, the storage density of flash memory continues to increase. However, the reliability and read performance of high-density flash memory are constantly declining. To address this issue, this study proposes a low-cost read reference voltage (RRV) calibration strategy based on random bit flips. In this study, the relationship between the random bit flips count (RFBC) of flash memory and the read reference voltage offset level (RRVOL) is characterized, and an RFBC-RRVOL conversion model is constructed. Subsequently, the characteristics of 3D flash memory RRV offset are thoroughly studied, and based on the observation results. A RRV grouping optimization scheme and RRV calibration range WL expansion scheme are proposed to achieve generalized calibration of all WLs in flash memory blocks. Experimental results indicate that the proposed strategy introduces a minimal storage overhead of only 15.26 KB, which reduces the raw bit error rate (RBER) of flash memory at the end of life (EOL) and increases the success rate of one time read to 99.89%. Such improvements greatly enhance the reliability of data storage and reading performance. These results demonstrate that the strategy has good practicality and effectiveness in addressing the reliability and read performance issues of high-density flash memory.
引用
收藏
页码:2372 / 2383
页数:12
相关论文
共 46 条
[1]   Threshold Voltage Shift Variation of Vertical NAND Flash Memory Devices Dependent on Polysilicon Channel Layer Thickness [J].
Ahn, Joonsung ;
Kim, Tae Whan .
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (10) :7331-7334
[2]   Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives [J].
Cai, Yu ;
Ghose, Saugata ;
Haratsch, Erich F. ;
Luo, Yixin ;
Mutlu, Onur .
PROCEEDINGS OF THE IEEE, 2017, 105 (09) :1666-1704
[3]   Read Disturb Errors in MLC NAND Flash Memory: Characterization, Mitigation, and Recovery [J].
Cai, Yu ;
Luo, Yixin ;
Ghose, Saugata ;
Mutlu, Onur .
2015 45TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, 2015, :438-449
[4]   Temperature Impacts on Endurance and Read Disturbs in Charge-Trap 3D NAND Flash Memories [J].
Chen, Fei ;
Chen, Bo ;
Lin, Hongzhe ;
Kong, Yachen ;
Liu, Xin ;
Zhan, Xuepeng ;
Chen, Jiezhi .
MICROMACHINES, 2021, 12 (10)
[5]  
Chung S., 2023, PROC IEEE INT MEMORY, P1
[6]   Lightweight Read Reference Voltage Calibration Strategy for Improving 3-D TLC NAND Flash Memory Reliability [J].
Feng, Hua ;
Wei, Debao ;
Wang, Yongchao ;
Song, Yu ;
Piao, Zhelong ;
Qiao, Liyan .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2023, 23 (03) :370-379
[7]  
Goldman M., 2011, PROC 3 IEEE INT MEMO, P1
[8]  
Hemink G., 2022, Semiconductor Memories and Systems, P119
[9]   Layer-Aware Program-and-Read Schemes for 3D Stackable Vertical-Gate BE-SONOS NAND Flash Against Cross-Layer Process Variations [J].
Hung, Chun-Hsiung ;
Chang, Meng-Fan ;
Yang, Yih-Shan ;
Kuo, Yao-Jen ;
Lai, Tzu-Neng ;
Shen, Shin-Jang ;
Hsu, Jo-Yu ;
Hung, Shuo-Nan ;
Lue, Hang-Ting ;
Shih, Yen-Hao ;
Huang, Shih-Lin ;
Chen, Ti-Wen ;
Chen, Tzung Shen ;
Chen, Chung Kuang ;
Hung, Chi-Yu ;
Lu, Chih-Yuan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (06) :1491-1501
[10]  
Kalavade P, 2020, IEEE INT MEM WORKSH, P4, DOI [10.1109/IMW48823.2020.9108135, 10.1109/imw48823.2020.9108135]