A Novel and Efficient Block-Based Programming for ReRAM-Based Neuromorphic Computing

被引:0
|
作者
Chen, Wei-Lun [1 ]
Gu, Fang-Yi [1 ]
Lin, Ing-Chao [1 ]
Zhang, Grace Li [2 ]
Li, Bing [3 ]
Schlichtmann, Ulf [3 ]
机构
[1] Natl Cheng Kung Univ, Tainan, Taiwan
[2] Tech Univ Darmstadt, Darmstadt, Germany
[3] Tech Univ Munich, Munich, Germany
关键词
neural network; programming; program-and-verify; ReRAM;
D O I
10.1109/ICCAD57390.2023.10323793
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
ReRAM-based accelerators have emerged as promising accelerators for deep neural networks (DNNs). However, programming every ReRAM cell to its corresponding conductance before inference can be time-consuming and energy-intensive using existing one-by-one/row-by-row programming mechanisms. Although a two-phase multi-row programming scheme has been proposed to enhance programming efficiency, there are situations where multiple rows cannot be programmed together and only row-by-row programming can be employed. Therefore, this paper proposes a new block-based programming architecture for ReRAM crossbars that enables precise control of wordline and bitline transistors. In addition, a block-based programming framework, including the approximation phase and the fine-tuning phase, along with a multi-line programming algorithm and a programming-aware model retraining are proposed to reduce programming cycles and energy consumption. Experimental results demonstrate that our proposed method can reduce programming cycles and energy consumption by 46%-49% and 63%-64%, respectively, compared to the state of the art. Additionally, the area and power overhead are negligible.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] ReRAM-based Synaptic Device for Neuromorphic Computing
    Jang, Jun-Woo
    Park, Sangsu
    Jeong, Yoon-Ha
    Hwang, Hyunsang
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1054 - 1057
  • [2] Thermal-aware Optimizations of ReRAM-based Neuromorphic Computing Systems
    Beigi, Majed Valad
    Memik, Gokhan
    2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
  • [3] Go Unary: A Novel Synapse Coding and Mapping Scheme for Reliable ReRAM-based Neuromorphic Computing
    Ma, Chang
    Sun, Yanan
    Qian, Weikang
    Meng, Ziqi
    Yang, Rui
    Jiang, Li
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1432 - 1437
  • [4] An ReRAM-based neuron device for neuromorphic pulse coding
    Nakada, Kazuki
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58 (03)
  • [5] Understanding the Trade-offs of Device, Circuit and Application in ReRAM-based Neuromorphic Computing Systems
    Yan, Bonan
    Liu, Chenchen
    Liu, Xiaoxiao
    Chen, Yiran
    Li, Hai
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [6] A Novel ReRAM-based Processing-in-Memory Architecture for Graph Computing
    Han, Lei
    Shen, Zhaoyan
    Shao, Zili
    Huang, H. Howie
    Li, Tao
    2017 IEEE 6TH NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA 2017), 2017,
  • [7] Neuromorphic Speech Systems using Advanced ReRAM-based Synapse
    Park, S.
    Sheri, A.
    Kim, J.
    Noh, J.
    Jang, J.
    Jeon, M.
    Lee, B.
    Lee, B. R.
    Lee, B. H.
    Hwang, H.
    2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
  • [8] Block-Based Programming Abstractions for Explicit Parallel Computing
    Feng, Annette
    Tilevich, Eli
    Feng, Wu-chun
    2015 IEEE BLOCKS AND BEYOND WORKSHOP (BLOCKS AND BEYOND), 2015, : 71 - 75
  • [9] ReRAM-based Analog Synapse and IMT Neuron Device for Neuromorphic System
    Moon, Kibong
    Cha, Euijun
    Lee, Daeseok
    Jang, Junwoo
    Park, Jaesung
    Hwang, Hyunsang
    2016 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2016,
  • [10] Reliable ReRAM-based Logic Operations for Computing in Memory
    Moreau, Mathieu
    Muhr, Eloi
    Bocquet, Marc
    Aziza, Hassen
    Portal, Jean-Michel
    Giraud, Bastien
    Noel, Jean-Philippe
    PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2018, : 192 - 195