Design Space Exploration for Efficient Quantum Most-Significant Digit-First Arithmetic

被引:1
|
作者
Li, He [1 ]
Liang, Jiawei [2 ]
Fan, Hongxiang [3 ]
Tang, Yongming [1 ]
机构
[1] Southeast Univ, Sch Elect Sci & Engn, Nanjing 211189, Jiangsu, Peoples R China
[2] Zeku Technol Co Ltd, Beijing 100102, Peoples R China
[3] Imperial Coll London, Comp Dept, London SW7 2BX, England
关键词
Logic gates; Adders; Qubit; Arithmetic; Quantum circuit; Optimization; Computer architecture; Most-significant digit-first arithmetic; quantum circuits; quantum computing; ALGORITHM;
D O I
10.1109/TC.2022.3215891
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Quantum computing has been considered as an emerging approach in addressing problems which are not easily solvable using classical computers. In parallel to the physical implementation of quantum processors, quantum algorithms have been actively developed for real-life applications to show quantum advantages, many of which benefit from quantum arithmetic algorithms and their efficient implementations. As one of the most important operations, quantum addition has been adopted in Shor's algorithm and quantum linear algebra algorithms. Although various least-significant digit-first quantum adders have been introduced in previous work, interest in investigating the efficient implementation of most-significant digit-first addition is growing. In this work, we propose a novel design method for most-significant digit-first addition with several quantum circuit optimisations to reduce the number of quantum bits (i.e. qubits), quantum gates, and circuit depth. An open-source library of different arithmetic operators based on our proposed method is presented, where all circuits are implemented on IBM Qiskit SDK. Extensive experiments demonstrate that our proposed design, together with the optimisation techniques, reduces T-depth by up-to 4.0x, T-count by 3.5x, and qubit consumption by 1.2x.
引用
收藏
页码:1822 / 1829
页数:8
相关论文
共 21 条
  • [1] MSDF-SGD: Most-significant Digit-first Stochastic Gradient Descent for Arbitrary-precision Training
    Song, Changjun
    Tang, Yongming
    Liu, Jiyuan
    Bian, Sige
    Deng, Danni
    Li, He
    2023 33RD INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2023, : 159 - 165
  • [2] An Energy -Efficient K-means Clustering FPGA Accelerator via Most -Significant Digit First Arithmetic
    Gorgin, Saeid
    Gholamrezaei, MohammadHosein
    Javaheri, Danial
    Lee, Jeong-A
    2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 238 - 241
  • [3] Most Significant Digit First Multiply-and-Accumulate Unit for Neural Networks
    Cherati, Sahar Moradi
    Barzegar, Mohsen
    Sousa, Leonel
    2024 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, ISVLSI, 2024, : 106 - 111
  • [4] Design and Analysis of a Scalable and Efficient Quantum Circuit for LWE Matrix Arithmetic
    Lu, Chao
    Banerjee, Utsav
    Basu, Kanad
    2022 IEEE 40TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2022), 2022, : 109 - 116
  • [5] Design Automation and Design Space Exploration for Quantum Computers
    Soeken, Mathias
    Roetteler, Martin
    Wiebe, Nathan
    De Micheli, Giovanni
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 470 - 475
  • [6] Efficient Design Space Exploration for Component-Based System Design
    Lu, Yinghai
    Zhou, Hai
    2012 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2012, : 466 - 472
  • [7] LCDSE: Enable Efficient Design Space Exploration for DCNN Accelerator Based on Layer Clustering
    Feng, Kaijie
    Fan, Xiaoya
    An, Jianfeng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (10) : 4486 - 4490
  • [8] Boosting the Efficiency of Quantum Divider through Effective Design Space Exploration
    Wang, Siyi
    Lim, Eugene
    Chattopadhyay, Anupam
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [9] Architectural-Space Exploration of Energy-Efficient Approximate Arithmetic Units for Error-Tolerant Applications
    Waris, Haroon
    Wang, Chenghua
    Liu, Weiqiang
    2022 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2022), 2022, : 440 - 445
  • [10] Toward Efficient Design Space Exploration for Fault-Tolerant Multiprocessor Systems
    Yuan, Bo
    Chen, Huanhuan
    Yao, Xin
    IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2020, 24 (01) : 157 - 169