Design of current steering logic CMOS circuit

被引:1
作者
Shen, Jiaming [1 ]
Liu, Fangjun [1 ]
Shen, Jizhong [1 ]
机构
[1] Zhejiang Univ, Coll Informat Sci & Elect Engn, Hangzhou, Peoples R China
关键词
CMOS; Circuit design; Current-steering logic; Spectral techniques; Threshold logic; ASAP7;
D O I
10.1016/j.mejo.2023.105979
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The current-mode CMOS technology has many positive identities, while traditional current-mode CMOS circuits designing methods is comparatively more complex than voltage-mode CMOS. In this paper, using threshold logic, a current-mode CMOS circuits designing method based on spectral techniques is proposed. The proposed method is capable of designing combinational logic current-mode CMOS circuits. The sequential logic current-mode CMOS circuits can also be designed with the designed combinational logic current-mode CMOS circuit. The designed circuit is steered only by current signals. By using both simulations and real circuit tests, we proved the effectiveness of the proposed circuit designing method. Using HSPICE simulations, the designed circuit is proven to have advantages including lower circuit power consumption and higher stability of the current through power supply compared with voltage-mode CMOS and other main current-mode CMOS circuits, and the designed circuits require less control signals than other major current-mode CMOS circuits.
引用
收藏
页数:12
相关论文
共 34 条
[1]   HIGH-PRECISION MOS CURRENT MIRROR [J].
AKIYA, M ;
NAKASHIMA, S .
IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1984, 131 (05) :170-175
[2]   0.7-V supply, 21-nW All-MOS voltage reference using a MOS-Only current-driven reference core in digital CMOS [J].
Aminzadeh, Hamed ;
Valinezhad, Mohammad Mahdi .
MICROELECTRONICS JOURNAL, 2020, 102 (102)
[3]  
[Anonymous], 1956, T AM I ELECT ENG 1
[4]   Back to the Future: Current-Mode Processor in the Era of Deeply Scaled CMOS [J].
Bai, Yuxin ;
Song, Yanwei ;
Bojnordi, Mahdi Nazm ;
Shapiro, Alexander ;
Friedman, Eby G. ;
Ipek, Engin .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (04) :1266-1279
[5]  
Bindra A, 2017, IEEE POWER ELECTRON, V4, P100, DOI 10.1109/MPEL.2017.2699238
[6]   A Very-Low-Voltage Frequency Divider in Folded MOS Current Mode Logic With Complementary n- and p-type Flip-Flops [J].
Centurelli, Francesco ;
Scotti, Giuseppe ;
Palumbo, Gaetano .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (05) :998-1008
[7]   Analysis of energy consumption bounds in CMOS current-steering digital-to-analog cosnverters [J].
Chacon, Oscar Morales ;
Wikner, J. Jacob ;
Svensson, Christer ;
Siek, Liter ;
Alvandpour, Atila .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 111 (03) :339-351
[8]  
Chen K., 2001, Modern Digital Theory
[9]   ASAP7: A 7-nm finFET predictive process design kit [J].
Clark, Lawrence T. ;
Vashishtha, Vinay ;
Shifren, Lucian ;
Gujja, Aditya ;
Sinha, Saurabh ;
Cline, Brian ;
Ramamurthy, Chandarasekaran ;
Yeric, Greg .
MICROELECTRONICS JOURNAL, 2016, 53 :105-115
[10]  
Fabre A, 1996, IEEE T CIRCUITS-I, V43, P82, DOI 10.1109/81.486430