Design of current steering logic CMOS circuit

被引:1
|
作者
Shen, Jiaming [1 ]
Liu, Fangjun [1 ]
Shen, Jizhong [1 ]
机构
[1] Zhejiang Univ, Coll Informat Sci & Elect Engn, Hangzhou, Peoples R China
关键词
CMOS; Circuit design; Current-steering logic; Spectral techniques; Threshold logic; ASAP7;
D O I
10.1016/j.mejo.2023.105979
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The current-mode CMOS technology has many positive identities, while traditional current-mode CMOS circuits designing methods is comparatively more complex than voltage-mode CMOS. In this paper, using threshold logic, a current-mode CMOS circuits designing method based on spectral techniques is proposed. The proposed method is capable of designing combinational logic current-mode CMOS circuits. The sequential logic current-mode CMOS circuits can also be designed with the designed combinational logic current-mode CMOS circuit. The designed circuit is steered only by current signals. By using both simulations and real circuit tests, we proved the effectiveness of the proposed circuit designing method. Using HSPICE simulations, the designed circuit is proven to have advantages including lower circuit power consumption and higher stability of the current through power supply compared with voltage-mode CMOS and other main current-mode CMOS circuits, and the designed circuits require less control signals than other major current-mode CMOS circuits.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] Design guidelines for CMOS current steering logic
    Saez, RTL
    Kayal, M
    Declercq, M
    Schneider, MC
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1872 - 1875
  • [2] A new low power current steering logic circuit for the design of digital subsystem
    Kumar, Mithilesh
    Mondal, Abir J.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2022, 109 (03) : 497 - 519
  • [3] A CMOS design style for logic circuit hardening
    Zhang, M
    Shanbhag, NR
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 223 - 229
  • [5] A CMOS adiabatic logic for low power circuit design
    Song, HS
    Kang, JK
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 348 - 351
  • [6] High performance CMOS static logic circuit design
    Kuo, KC
    Carlson, BS
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 598 - 601
  • [7] Design of Quaternary Logic Current Mode CMOS Add-subtract Circuit Based on Comparator
    Yao, Maoqun
    Liu, Zhiqiang
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2023, 45 (05) : 1852 - 1858
  • [8] CMOS LOGIC-CIRCUIT OPTIMUM DESIGN FOR RADIATION TOLERANCE
    HATANO, H
    SHIBUYA, M
    ELECTRONICS LETTERS, 1983, 19 (23) : 977 - 979
  • [9] Automatic design tool for submicron current steering logic libraries
    Kayal, M
    Cousinard, D
    Kanan, R
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 173 - 176
  • [10] Design and optimization of CMOS current mode logic dividers
    Shinmyo, A
    Hashimoto, M
    Onodera, H
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 434 - 435