Highly Reliable and Secure PUF Using Resistive Memory Integrated Into a 28 nm CMOS Process

被引:6
作者
Esatu, Tsegereda K. [1 ]
Prakash, Amit [2 ]
Li, Zhi [2 ]
Lau, Derek [2 ]
Jo, Sung Hyun
Liu, Tsu-Jae King [1 ]
机构
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[2] CrossBar Inc, Santa Clara, CA 95054 USA
关键词
Physical unclonable function; Voltage; Resistors; Programming; Nonvolatile memory; Transistors; Switches; Hardware security; physical unclonable functions (PUFs); resistive random access memory (ReRAM); PHYSICAL UNCLONABLE FUNCTIONS; AUTHENTICATION;
D O I
10.1109/TED.2023.3251953
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Owing to the increased demand for secure communication channels and authentication steps, physical unclonable functions (PUFs) are increasingly important for hardware security. In this article, we report a novel PUF architecture and generation scheme that utilizes the inherent program-time variation of resistive random access memory (ReRAM) cells as an entropy source. ReRAM cells are integrated into a standard 28 nm CMOS manufacturing process, and also show robust non-volatile memory operation. We generated a PUF data set larger than 10(8) bits and verified its randomness using a standard NIST test suite. Further verifications such as inter-and intra-hamming distance, 150 ? data retention of PUF bits, and spatial co-relation tests confirm the high reliability of the generated PUF keys.
引用
收藏
页码:2291 / 2296
页数:6
相关论文
共 28 条
[1]   Unpredictable Bits Generation Based on RRAM Parallel Configuration [J].
Arumi, Daniel ;
Gomez-Pau, Alvaro ;
Manich, Salvador ;
Rodriguez-Montanes, Rosa ;
Bargallo Gonzalez, Mireia ;
Campabadal, Francesca .
IEEE ELECTRON DEVICE LETTERS, 2019, 40 (02) :341-344
[2]  
Bohm C., 2011, Proceedings of the 2011 5th International Conference on Network and System Security (NSS 2011), P269, DOI 10.1109/ICNSS.2011.6060013
[3]  
Cai JJ, 2016, IEEE INT ON LINE, P17, DOI 10.1109/IOLTS.2016.7604662
[4]  
Calderoni A., 2014, P IEEE 6 INT MEM WOR, P1, DOI [DOI 10.1109/IMW.2014.6849351, 10.1109/imw.2014.6849351]
[5]   Unified 0.75pJ/Bit TRNG and Attack Resilient 2F2/Bit PUF for Robust Hardware Security Solutions with 4-layer Stacking 3D NbOx Threshold Switching Array [J].
Ding, Qingting ;
Jiang, Haijun ;
Li, Jing ;
Liu, Chao ;
Yu, Jie ;
Chen, Pei ;
Zhao, Yulin ;
Ding, Yaxin ;
Gong, Tiancheng ;
Luo, Qing ;
Yang, Jianguo ;
Liu, Qi ;
Lv, Hangbing ;
Liu, Ming .
2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
[6]  
Felicetti C., 2021, P 2021 IEEE INT C SM, P229, DOI DOI 10.1109/SMARTIOT52359.2021.00043
[7]   Controlled Physical Random Functions [J].
Gassend, B ;
Clarke, D ;
van Dijk, M ;
Devadas, S .
18TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, 2002, :149-160
[8]   Design, Analysis and Application of Embedded Resistive RAM Based Strong Arbiter PUF [J].
Govindaraj, Rekha ;
Ghosh, Swaroop ;
Katkoori, Srinivas .
IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2020, 17 (06) :1232-1242
[9]   Physical Unclonable Functions and Applications: A Tutorial [J].
Herder, Charles ;
Yu, Meng-Day ;
Koushanfar, Farinaz ;
Devadas, Srinivas .
PROCEEDINGS OF THE IEEE, 2014, 102 (08) :1126-1141
[10]  
Hsieh ER, 2019, S VLSI TECH, pT118, DOI [10.23919/VLSIT.2019.8776515, 10.23919/vlsit.2019.8776515]