A Fast Electrothermal Response Analysis Method for Interconnect Circuits With Multiexcitations in Multilayer Packages

被引:1
作者
Liu, Yang [1 ,2 ]
Wu, Dehang [1 ,2 ]
Xu, Zhifei [3 ]
Chu, Xiuqin [1 ,2 ]
Wang, Jun [1 ,2 ]
Xu, Kai-Da [4 ]
机构
[1] Xidian Univ, Sch Elect Engn, Key Lab High Speed Circuit Design, Xian 710071, Peoples R China
[2] Xidian Univ, EMC Minist Educ, Xian 710071, Peoples R China
[3] Ningbo Detool Technol Co Ltd, High Speed Platform Dept, Ningbo 315000, Peoples R China
[4] Xi An Jiao Tong Univ, Sch Informat & Commun Engn, Xian 710049, Peoples R China
来源
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2023年 / 13卷 / 07期
基金
中国国家自然科学基金;
关键词
Cauer I RC network; electrothermal response; package interconnect; tensorial analysis network (TAN); THERMAL SIMULATION; ESD;
D O I
10.1109/TCPMT.2023.3296960
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The design of package interconnects is increasingly vital as integrated circuits (ICs) continue to shrink in size and increase in density. However, reducing interconnect size may lead to various issues such as increased temperature, resistivity, and decreased reliability. Accurate estimation of the electrothermal response of interconnect structures is crucial in guiding circuit design. In this article, an efficient method for transient thermal analysis has been proposed for interconnect circuits with complex stacking structures and multiexcitations. This method utilizes the tensorial analysis network (TAN) in combination with the Cauer I RC network (i.e., RC-TAN) to analyze the electrothermal sensitivity of package interconnects. Then, the main parameters affecting the electrothermal response and the optimal interconnect layer stacking order can be derived to guide the design of package interconnects. The effectiveness of this method has been verified by comparing the results with those obtained through finite element method (FEM) simulation. It indicates that the proposed method can save up to 99.8% of the computation time compared to FEM. Furthermore, the maximum temperature error is only 1.7% and the steady-state error is below 1%, highlighting the method's high accuracy.
引用
收藏
页码:945 / 956
页数:12
相关论文
共 36 条
[1]   A review of 3-D packaging technology [J].
Al-Sarawi, SF ;
Abbott, D ;
Franzon, PD .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1998, 21 (01) :2-14
[2]   Modelling of thermal failure of metallic interconnects under electrostatic discharge transients [J].
Amin, KM ;
Fikry, W ;
Sabry, MN ;
Ragai, HF .
ELECTRONICS LETTERS, 2005, 41 (19) :1056-1057
[3]  
[Anonymous], 2010, P 11 INT THERM MECH
[4]   Global (interconnect) warming [J].
Banerjee, K ;
Mehrotra, A .
IEEE CIRCUITS & DEVICES, 2001, 17 (05) :16-32
[5]  
Chen L, 2022, ASIA S PACIF DES AUT, P485, DOI [10.1109/ACCTCS53867.2022.00104, 10.1109/ASP-DAC52403.2022.9712583]
[6]   Interconnect limits on gigascale integration (GSI) in the 21st century [J].
Davis, JA ;
Venkatesan, R ;
Kaloyeros, A ;
Beylansky, M ;
Souri, SJ ;
Banerjee, K ;
Saraswat, KC ;
Rahman, A ;
Reif, R ;
Meindl, JD .
PROCEEDINGS OF THE IEEE, 2001, 89 (03) :305-324
[7]  
Dong Y., 2018, P INT APPL COMP EL S, P1
[8]   USE OF THE 3-DIMENSIONAL TLM METHOD IN THE THERMAL SIMULATION AND DESIGN OF SEMICONDUCTOR-DEVICES [J].
GUI, X ;
WEBB, PW ;
GAO, GB .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (06) :1295-1302
[9]   Analytical and Numerical Modeling of the Thermal Performance of Three-Dimensional Integrated Circuits [J].
Jain, Ankur ;
Jones, Robert E. ;
Chatterjee, Ritwik ;
Pozder, Scott .
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2010, 33 (01) :56-63
[10]   Development of 3-D Silicon Module With TSV for System in Packaging [J].
Khan, Navas ;
Rao, Vempati Srinivasa ;
Lim, Samuel ;
We, Ho Soon ;
Lee, Vincent ;
Zhang, Xiaowu ;
Liao, E. B. ;
Nagarajan, Ranganathan ;
Chai, T. C. ;
Kripesh, V. ;
Lau, John H. .
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2010, 33 (01) :3-9