Low-Rank Gradient Descent for Memory-Efficient Training of Deep In-Memory Arrays

被引:1
作者
Huang, Siyuan [1 ]
Hoskins, Brian D. [2 ]
Daniels, Matthew W. [2 ]
Stiles, Mark D. [2 ]
Adam, Gina C. [3 ]
机构
[1] George Washington Univ, Dept Comp Sci, Washington, DC 20038 USA
[2] Natl Inst Stand & Technol, Gaithersburg, MD USA
[3] George Washington Univ, Dept Elect & Comp Engn, Washington, DC 20052 USA
关键词
Deep learning; gradient data decomposition; streaming; principal component analysis;
D O I
10.1145/3577214
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The movement of large quantities of data during the training of a deep neural network presents immense challenges for machine learning workloads, especially those based on future functional memories deployed to store network models. As the size of network models begins to vastly outstrip traditional silicon computing resources, functional memories based on flash, resistive switches, magnetic tunnel junctions, and other technologies can store these new ultra-large models. However, new approaches are then needed to minimize hardware overhead, especially on the movement and calculation of gradient information that cannot be efficiently contained in these new memory resources. To do this, we introduce streaming batch principal component analysis (SBPCA) as an update algorithm. Streaming batch principal component analysis uses stochastic power iterations to generate a stochastic rank-k approximation of the network gradient. We demonstrate that the low-rank updates produced by streaming batch principal component analysis can effectively train convolutional neural networks on a variety of common datasets, with performance comparable to standard mini-batch gradient descent. Our approximation is made in an expanded vector form that can efficiently be applied to the rows and columns of crossbars for array-level updates. These results promise improvements in the design of application-specific integrated circuits based around large vector-matrix multiplier memories.
引用
收藏
页数:24
相关论文
共 81 条
[1]   Challenges hindering memristive neuromorphic hardware from going mainstream [J].
Adam, Gina C. ;
Khiat, Ali ;
Prodromakis, Themis .
NATURE COMMUNICATIONS, 2018, 9
[2]   3-D Memristor Crossbars for Analog and Neuromorphic Computing Applications [J].
Adam, Gina C. ;
Hoskins, Brian D. ;
Prezioso, Mirko ;
Merrikh-Bayat, Farnood ;
Chakrabarti, Bhaswar ;
Strukov, Dmitri B. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (01) :312-318
[3]   First Efficient Convergence for Streaming k-PCA: a Global, Gap-Free, and Near-Optimal Rate [J].
Allen-Zhu, Zeyuan ;
Li, Yuanzhi .
2017 IEEE 58TH ANNUAL SYMPOSIUM ON FOUNDATIONS OF COMPUTER SCIENCE (FOCS), 2017, :487-492
[4]  
Ambrogio S, 2020, 2020 2ND IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2020), P149, DOI [10.1109/aicas48895.2020.9073978, 10.1109/AICAS48895.2020.9073978]
[5]   Equivalent-accuracy accelerated neural-network training using analogue memory [J].
Ambrogio, Stefano ;
Narayanan, Pritish ;
Tsai, Hsinyu ;
Shelby, Robert M. ;
Boybat, Irem ;
di Nolfo, Carmelo ;
Sidler, Severin ;
Giordano, Massimo ;
Bodini, Martina ;
Farinha, Nathan C. P. ;
Killeen, Benjamin ;
Cheng, Christina ;
Jaoudi, Yassine ;
Burr, Geoffrey W. .
NATURE, 2018, 558 (7708) :60-+
[6]   Reconfigurable and Dense Analog Circuit Design Using Two Terminal Resistive Memory [J].
Ash-Saki, Abdullah ;
Khan, Mohammad Nasim Imtiaz ;
Ghosh, Swaroop .
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2021, 9 (03) :1596-1608
[7]  
Balcan Maria-Florina, 2016, PROC C LEARN THEORY, P284
[8]  
Bayat FM, 2017, ICCAD-IEEE ACM INT, P549, DOI 10.1109/ICCAD.2017.8203825
[9]   Monolithic 3-D Integration [J].
Bishop, Mindy D. ;
Wong, H-S. Philip ;
Mitra, Subhasish ;
Shulaker, Max M. .
IEEE MICRO, 2019, 39 (06) :16-27
[10]  
Blum A, 2020, FOUNDATIONS OF DATA SCIENCE, P1, DOI 10.1017/9781108755528