Automated Generation, Verification, and Ranking of Secure SoC Access Control Policies

被引:0
作者
Meza, Andres [1 ]
Kastner, Ryan [1 ]
机构
[1] Univ Calif San Diego, La Jolla, CA 92093 USA
来源
2023 CYBER-PHYSICAL SYSTEMS AND INTERNET-OF-THINGS WEEK, CPS-IOT WEEK WORKSHOPS | 2023年
关键词
Access Control; System-on-Chip; Security Verification;
D O I
10.1145/3576914.3587508
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Modern System-on-chip (SoC) architectures are a heterogeneous mix of microprocessors, custom accelerators, memories, interfaces, peripherals, and other resources. These resources communicate using complex on-chip interconnect networks that attempt to quickly and efficiently arbitrate memory transactions whose behaviors can vary drastically depending on the current mode of operation and system operating state. Security- and safety-critical applications require access control policies that define how these resources interact to ensure that malicious and unsafe behaviors do not occur. The process of defining and then verifying the security of these access control policies relies heavily on manual effort. This paper describes an automated methodology to generate, verify, and rank secure SoC access control policies. Our methodology targets access control policies for AKER access control systems.
引用
收藏
页码:198 / 202
页数:5
相关论文
共 11 条
[1]  
[Anonymous], AKER GITHUB REPOSITO
[2]  
lowRISC/OpenTitan, OPENTITAN REG ACC IO
[3]  
MITRE, 2023, DEP
[4]  
MITRE, 2023, CWE OFF WEBP
[5]  
MITRE, 2021, HARDWAREWEAKNESSES M
[6]   A Framework for Design, Verification, and Management of SoC Access Control Systems [J].
Restuccia, Francesco ;
Meza, Andres ;
Kastner, Ryan ;
Oberg, Jason .
IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (02) :386-400
[7]   AKER: A Design and Verification Framework for Safe and Secure SoC Access Control [J].
Restuccia, Francesco ;
Meza, Andres ;
Kastner, Ryan .
2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
[8]   AXI HyperConnect: A Predictable, Hypervisor-level Interconnect for Hardware Accelerators in FPGA SoC [J].
Restuccia, Francesco ;
Biondi, Alessandro ;
Marinoni, Mauro ;
Cicero, Giorgiomaria ;
Buttazzo, Giorgio .
PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
[9]   Safely Preventing Unbounded Delays During Bus Transactions in FPGA-based SoC [J].
Restuccia, Francesco ;
Biondi, Alessandro ;
Marinoni, Mauro ;
Buttazzo, Giorgio .
28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, :129-137
[10]   Is Your Bus Arbiter Really Fair? Restoring Fairness in AXI Interconnects for FPGA SoCs [J].
Restuccia, Francesco ;
Pagani, Marco ;
Biondi, Alessandro ;
Marinoni, Mauro ;
Buttazzo, Giorgio .
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2019, 18 (05)