Analysis of Integration Technologies for High-Speed Analog Neuromorphic Photonics

被引:5
|
作者
De Marinis, Lorenzo [1 ]
Andriolli, Nicola [2 ]
Contestabile, Giampiero [1 ]
机构
[1] Scuola Super Sant Anna, I-56127 Pisa, PI, Italy
[2] CNR IEIIT, I-56122 Pisa, Italy
关键词
Photonics; Program processors; Laser noise; Power lasers; Optical distortion; Hardware; Computer architecture; Photonic analog computing; photonic neural networks; photonic integration technologies; MODULATOR;
D O I
10.1109/JSTQE.2023.3273784
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
While the use of graphic processing units fueled the success of artificial intelligence models, their future evolution will likely require overcoming the speed and energy efficiency limitations of current implementations with the use of specialized neuromorphic hardware. In this scenario, neuromorphic photonic processors have recently proved to be a feasible solution. In this paper, we first discuss basic analog photonic processing elements based on Mach-Zehnder modulators and assess their effective bit resolution. Then we evaluate how different photonic integration technologies affect the performance and the scalability of analog optical processors, in order to provide a clearer path toward real-world implementations of such engines. To this aim, we focus our analysis on the silicon on insulator (SOI), lithium niobate on insulator (LNOI), and indium phosphide (InP) platforms. In particular, we have numerically evaluated the performance of the Photonic Electronic Multiply- Accumulate Neuron (PEMAN) and its tensorial version, both based on Mach-Zehnder modulators, with the three technologies in terms of resolution, energy efficiency, and footprint efficiency. LNOI modulators achieve the best resolution at high speed, with 4.3 bits at 56 GMAC/s for the single PEMAN and 3.6 bits at 224 GMAC/S for the tensorial version. The energy consumption in InP and LNOI platforms is the lowest, accounting for just 13.2 pJ/MAC and 4.6 pJ/MAC for the single and tensorial PEMAN, respectively. Nonetheless, SOI devices outperform the others in terms of footprint efficiency, reaching 18.6 GMAC/s/mm 2 in the single-neuron version and 29.6 GMAC/s/mm 2 in the tensorial version.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] Neuromorphic Silicon Photonics and Hardware-Aware Deep Learning for High-Speed Inference
    Moralis-Pegios, Miltiadis
    Mourgias-Alexandris, George
    Tsakyridis, Apostolos
    Giamougiannis, George
    Totovic, Angelina
    Dabos, George
    Passalis, Nikolaos
    Kirtas, Manos
    Rutirawut, T.
    Gardes, F. Y.
    Tefas, Anastasios
    Pleros, Nikos
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2022, 40 (10) : 3243 - 3254
  • [2] Programmable, high-speed all-optical nonlinear activation functions for neuromorphic photonics
    Jha, Aashu
    Huang, Chaoran
    Prucnal, Paul R.
    2021 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC), 2021,
  • [3] High-speed and large-capacity integrated silicon photonics technologies
    Tanaka, Y.
    METRO AND DATA CENTER OPTICAL NETWORKS AND SHORT-REACH LINKS III, 2020, 11308
  • [4] INTEGRATION OF CURRENT TECHNOLOGIES IN A HIGH-SPEED DIGITAL NETWORK
    COTT, PJ
    PHYSICS IN TECHNOLOGY, 1983, 14 (06): : 278 - 282
  • [5] High-Speed TSV Integration in an Active Silicon Photonics Interposer Platform
    Bogaerts, L.
    El-Mekki, Z.
    Van Huylenbroeck, S.
    Nolmans, P.
    Pantano, N.
    Sun, X.
    Rakowski, M.
    Velenis, D.
    Verheyen, P.
    Balakrishnan, S.
    De Heyn, P.
    Snyder, B.
    Ban, Y.
    Srinivasan, S.
    Lardenois, S.
    De Coster, J.
    Detalle, M.
    Absil, P.
    Miller, A.
    Pantouvaki, M.
    Van Campenhout, J.
    2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [6] Silicon germanium technologies for high-speed digital and analog applications
    Knapp, H
    Böck, J
    Wurzer, M
    Aufinger, K
    Meister, TF
    COMPOUND SEMICONDUCTORS 2002, 2003, 174 : 217 - 222
  • [7] High-speed analog-to-digital converters in SiGe technologies
    Lee, Jaesik
    IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM - 2007 IEEE CSIC SYMPOSIUM, TECHNOLOGY DIGEST, 2007, : 93 - 96
  • [8] Design of high-speed analog-to-digital interface in digital technologies
    Uyttenhove, K
    Steyaert, M
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 493 - 496
  • [9] CMOS photonics for high-speed interconnects
    Gunn, C
    IEEE MICRO, 2006, 26 (02) : 58 - 66
  • [10] High-Speed Photodetectors for Microwave Photonics
    Sun, Keye
    Beling, Andreas
    APPLIED SCIENCES-BASEL, 2019, 9 (04):