Triangular Pulse-Based IC Switching Current Model Using Multiple Regression Analysis for Fast Side-Channel Attack Prediction

被引:5
作者
Himuro, Masaki [1 ]
Iokibe, Kengo [2 ]
Toyota, Yoshitaka [2 ]
机构
[1] Okayama Univ, Grad Sch Environm Life Nat Sci & Technol, Okayama 7008530, Japan
[2] Okayama Univ, Fac Environm Life Nat Sci & Technol, Okayama 7008530, Japan
关键词
Advanced encryption standard (AES); correlation power analysis; field programmable gate array (FPGA); multiple regression analysis; prediction of electromagnetic information leakage; register transfer level; side-channel attack; LEAKAGE SIMULATION; POWER; NOISE;
D O I
10.1109/TEMC.2023.3345883
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Side-channel attacks (SCAs) pose a threat to cryptographic security by potentially recovering secret keys through the analysis of radio-frequency switching noise emitted from cryptographic integrated circuits (ICs). Predicting tolerance for SCAs enables the implementation of countermeasures in the short term. To enable fast prediction, we model the switching current transferred from the IC to the power distribution network (PDN) as a triangular pulse, subsequently applying multiple regression analysis to this pulse. As in our previous paper, we approximate the triangular pulse using register transfer level (RTL) logic simulations, which facilitate a faster prediction of the current. By applying multiple regression analysis, we can predict the SCA tolerance using a few current waveforms. To validate our model, we predicted the switching current for a field programmable gate array (FPGA) implementing the advanced encryption standard (AES) circuit, converted this into PDN noise, and then performed a primary SCA method called correlation power analysis (CPA). The results show that our method can predict PDN noise and SCA tolerance with more than a 90% reduction in analysis time compared to the previous method.
引用
收藏
页码:49 / 60
页数:12
相关论文
共 34 条
[1]  
Advanced Industrial Science and Technology (AIST), SID CHANN ATT STAND
[2]  
ANSYS Inc, ANS EL DESKT V22 1
[3]   SWAN: High-level simulation methodology for digital substrate noise generation [J].
Badaroglu, M ;
Van der Plas, G ;
Wambacq, P ;
Donnay, S ;
Gielen, GGE ;
De Man, HJ .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (01) :23-33
[4]   Correlation power analysis with a leakage model [J].
Brier, E ;
Clavier, C ;
Olivier, F .
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2004, PROCEEDINGS, 2004, 3156 :16-29
[5]   A Fast Power Current Simulation of Cryptographic VLSI Circuits for Side Channel Attack Evaluation [J].
Fujimoto, Daisuke ;
Katashita, Toshihiro ;
Sasaki, Akihiko ;
Hori, Yohei ;
Satoh, Akashi ;
Nagata, Makoto .
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (12) :2533-2541
[6]   A Methodology for Modeling Dynamic and Static Power Consumption for Multicore Processors [J].
Goel, Bhavishya ;
McKee, Sally A. .
2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2016), 2016, :273-282
[7]  
Himuro M, 2022, IEEE INT SYMP ELEC, P172, DOI [10.1109/EMCEurope51680.2022.9900948, 10.1109/EMCEUROPE51680.2022.9900948]
[8]   Machine learning in side-channel analysis: a first study [J].
Hospodar, Gabriel ;
Gierlichs, Benedikt ;
De Mulder, Elke ;
Verbauwhede, Ingrid ;
Vandewalle, Joos .
JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2011, 1 (04) :293-302
[9]  
International Organization for Standardization (ISO)/International Electrotechnical Commission (IEC), 2016, 178252016 ISOIEC
[10]  
Iokibe K., 2021, P AS PAC INT S EL CO, P1