Optimization of a Nanoscale Operational Amplifier Based on a Complementary Carbon Nanotube Field-Effect Transistor by Adjusting Physical Parameters

被引:2
作者
Ding, Hao [1 ,2 ]
Chen, Lan [1 ,2 ]
Huang, Wentao [1 ,2 ]
机构
[1] Chinese Acad Sci, Inst Microelect, EDA Ctr, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
关键词
CNTFETs; Integrated circuit modeling; Performance evaluation; Logic gates; Semiconductor device modeling; Nanoscale devices; Transistors; Carbon nanotube field-effect transistor; CNFET analog circuit; nanoscale analog integrated circuit; performance optimization of carbon circuit; VIRTUAL-SOURCE MODEL; DESIGN; FETS;
D O I
10.1109/TNANO.2024.3370098
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Carbon nanotube field-effect transistors (CNFETs) possess high current density and carrier mobility, enabling high intrinsic gains below the 20-nm technology node. Thus, they demonstrate superior performance compared to traditional silicon analog integrated circuits (ICs). Here, the relevant parameters of a CNFET in analog IC designs were analyzed and simulated, elucidating the influence of physical parameters on the CNFET device. All simulations were performed at technology nodes smaller than 22 nm. To evaluate the performance of a CNFET analog circuit, the g(m)/I-d method for CNFET was employed, and a nanoscale two-stage operational amplifier was designed using complementary CNFET technology with a channel length of 14 nm. In addition, the impact of CNFET's physical parameters on circuit performance were examined. Our results showcased the advantages of CNFET analog circuits over traditional silicon-based analog circuits, as well as the significant influence of CNFET physical parameters on circuit performance. Consequently, this study provides a reference for productive CNFET technologies.
引用
收藏
页码:180 / 187
页数:8
相关论文
共 29 条
[1]   Low Power Preamplifier for Biomedical Signal Digitization [J].
ALjehani, Nawaf ;
Abbas, Mohamed .
PROCEEDINGS OF 2020 27TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES), 2020, :107-111
[2]   Improved digital performance of charge plasma based junctionless C-FinFETs at 10 nm technology node and beyond [J].
Banerjee, Kallolini ;
Biswas, Abhijit .
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2020, 124
[3]   Carbon Nanotube SRAM in 5-nm Technology Node Design, Optimization, and Performance Evaluation--Part I: CNFET Transistor Optimization [J].
Chen, Rongmei ;
Chen, Lin ;
Liang, Jie ;
Cheng, Yuanqing ;
Elloumi, Souhir ;
Lee, Jaehyun ;
Xu, Kangwei ;
Georgiev, Vihar P. ;
Ni, Kai ;
Debacker, Peter ;
Asenov, Asen ;
Todri-Sanial, Aida .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (04) :432-439
[4]   Electron transport in strained-silicon directly on insulator ultrathin-body n-MOSFETs with body thickness ranging from 2 to 25 nm [J].
Gomez, Leonardo ;
Aberg, I. ;
Hoyt, J. L. .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (04) :285-287
[5]   Understanding Energy Efficiency Benefits of Carbon Nanotube Field-Effect Transistors for Digital VLSI [J].
Hills, Gage ;
Bardon, Marie Garcia ;
Doornbos, Gerben ;
Yakimets, Dmitry ;
Schuddinck, Pieter ;
Baert, Rogier ;
Jang, Doyoung ;
Mattii, Luca ;
Sherazi, Syed Muhammed Yasser ;
Rodopoulos, Dimitrios ;
Ritzenthaler, Romain ;
Lee, Chi-Shuen ;
Thean, Aaron Voon-Yew ;
Radu, Iuliana ;
Spessot, Alessio ;
Debacker, Peter ;
Catthoor, Francky ;
Raghavan, Praveen ;
Shulaker, Max M. ;
Wong, H-S Philip ;
Mitra, Subhasish .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2018, 17 (06) :1259-1269
[6]   An ultra-efficient recycling folded cascode OTA based on GAA-CNTFET technology for MEMS/NEMS capacitive readout applications [J].
Jooq, Mohammad Khaleqi Qaleh ;
Behbahani, Fereshteh ;
Moaiyeri, Mohammad Hossein .
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2021, 136
[7]   A Compact Virtual-Source Model for Carbon Nanotube FETs in the Sub-10-nm Regime-Part II: Extrinsic Elements, Performance Assessment, and Design Optimization [J].
Lee, Chi-Shuen ;
Pop, Eric ;
Franklin, Aaron D. ;
Haensch, Wilfried ;
Wong, Hon-Sum Philip .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (09) :3070-3078
[8]   A Compact Virtual-Source Model for Carbon Nanotube FETs in the Sub-10-nm Regime-Part I: Intrinsic Elements [J].
Lee, Chi-Shuen ;
Pop, Eric ;
Franklin, Aaron D. ;
Haensch, Wilfried ;
Wong, H. -S. Philip .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (09) :3061-3069
[9]   Scaling aligned carbon nanotube transistors to a sub-10 nm node [J].
Lin, Yanxia ;
Cao, Yu ;
Ding, Sujuan ;
Zhang, Panpan ;
Xu, Lin ;
Liu, Chenchen ;
Hu, Qianlan ;
Jin, Chuanhong ;
Peng, Lian-Mao ;
Zhang, Zhiyong .
NATURE ELECTRONICS, 2023, 6 (07) :506-515
[10]   Complementary Transistors Based on Aligned Semiconducting Carbon Nanotube Arrays [J].
Liu, Chenchen ;
Cao, Yu ;
Wang, Bo ;
Zhang, Zixuan ;
Lin, Yanxia ;
Xu, Lin ;
Yang, Yingjun ;
Jin, Chuanhong ;
Peng, Lian -Mao ;
Zhang, Zhiyong .
ACS NANO, 2022, 16 (12) :21482-21490