A High-Reliability 12T SRAM Radiation-Hardened Cell for Aerospace Applications

被引:5
作者
Yao, Ruxue [1 ]
Lv, Hongliang [1 ]
Zhang, Yuming [1 ]
Chen, Xu [1 ]
Zhang, Yutao [1 ]
Liu, Xingming [2 ]
Bai, Geng [2 ]
机构
[1] Xidian Univ, Sch Microelect, Key Lab Wide Band Gap Semicond Mat & Devices, Educ Minist, Xian 710071, Peoples R China
[2] SMiT Grp Fuxin Technol Ltd, Shenzhen 518000, Peoples R China
关键词
multi-node upset; read stability; single-event effect; static random-access memory (SRAM); write ability; NODE UPSET RECOVERY; SINGLE-EVENT; MEMORY CELL; LOW-POWER; DESIGN;
D O I
10.3390/mi14071305
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
The static random-access memory (SRAM) cells used in the high radiation environment of aerospace have become highly vulnerable to single-event effects (SEE). Therefore, a 12T SRAM-hardened circuit (RHB-12T cell) for the soft error recovery is proposed using the radiation hardening design (RHBD) concept. To verify the performance of the RHB-12T, the proposed cell is simulated by the 28 nm CMOS process and compared with other hardened cells (Quatro-10T, WE-Quatro-12T, RHM-12T, RHD-12T, and RSP-14T). The simulation results show that the RHB-12T cell can recover not only from single-event upset caused by their sensitive nodes but also from single-event multi-node upset caused by their storage node pairs. The proposed cell exhibits 1.14x/1.23x/1.06x shorter read delay than Quatro-10T/WE-Quatro-12T/RSP-14T and 1.31x/1.11x/1.18x/1.37x shorter write delay than WE-Quatro-12T/RHM-12T/RHD-12T/RSP-14T. It also shows 1.35x/1.11x/1.04x higher read stability than Quatro-10T/RHM-12T/RHD-12T and 1.12x/1.04x/1.09x higher write ability than RHM-12T/RHD-12T/RSP-14T. All these improvements are achieved at the cost of a slightly larger area and power consumption.
引用
收藏
页数:14
相关论文
共 30 条
[1]   A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications [J].
Atias, Lior ;
Teman, Adam ;
Giterman, Robert ;
Meinerzhagen, Pascal ;
Fish, Alexander .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (08) :2622-2633
[2]   Upset hardened memory design for submicron CMOS technology [J].
Calin, T ;
Nicolaidis, M ;
Velazco, R .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (06) :2874-2878
[3]   Single-Event Response of 22-nm Fully Depleted Silicon-on-Insulator Static Random Access Memory [J].
Casey, Megan C. ;
Stansberry, Scott D. ;
Seidleck, Christina M. ;
Maharrey, Jeffrey A. ;
Gamboa, Dante ;
Pellish, Jonathan A. ;
Label, Kenneth A. .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2021, 68 (04) :402-409
[4]   Design of a Nanometric CMOS Memory Cell for Hardening to a Single Event With a Multiple-Node Upset [J].
D'Alessio, Marco ;
Ottavi, Marco ;
Lombardi, Fabrizio .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (01) :127-132
[5]   Characterization of Single Event Upsets of Nanoscale FDSOI Circuits Based on the Simulation and Irradiation Results [J].
Ding, Luchang ;
Cai, Chang ;
Chen, Gengsheng ;
Wu, Zehao ;
Zhang, Jing ;
Wu, Chang ;
Yu, Jun .
2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, :2281-2285
[6]   Current and Future Challenges in Radiation Effects on CMOS Electronics [J].
Dodd, P. E. ;
Shaneyfelt, M. R. ;
Schwank, J. R. ;
Felix, J. A. .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (04) :1747-1763
[7]   A 1.2 V, Highly Reliable RHBD 10T SRAM Cell for Aerospace Application [J].
Dohar, Suraj Singh ;
Siddharth, R. K. ;
Vasantha, M. H. ;
Kumar, Nithin Y. B. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (05) :2265-2270
[8]   A Novel Single Event Upset Tolerant 12T Memory Cell for Aerospace Applications [J].
Dohar, Suraj Singh ;
Siddharth, R. K. ;
Vasantha, M. H. ;
Kumar, Nithin Y. B. .
2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020), 2020, :48-53
[9]   Novel Low-Power and Highly Reliable Radiation Hardened Memory Cell for 65 nm CMOS Technology [J].
Guo, Jing ;
Xiao, Liyi ;
Mao, Zhigang .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (07) :1994-2001
[10]   A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability [J].
Jahinuzzaman, Shah M. ;
Rennie, David J. ;
Sachdev, Manoj .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (06) :3768-3773