DeepEdgeSoC: End-to-end deep learning framework for edge IoT devices

被引:8
作者
Al Koutayni, Mhd Rashed [1 ]
Reis, Gerd [1 ]
Stricker, Didier [1 ]
机构
[1] DFKI, German Res Ctr Artificial Intelligence, D-67663 Kaiserslautern, Germany
关键词
IoT; Edge computing; Artificial intelligence; Deep learning; Hardware acceleration; Quantization; High-level synthesis; FPGA;
D O I
10.1016/j.iot.2022.100665
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The acceleration of deep neural networks (DNNs) on edge devices is gaining significant importance in various application domains. General purpose graphics processing units (GPGPUs) are typically used to explore, train and evaluate DNNs because they offer higher processing and computational capability compared to CPUs. However, this comes at the cost of increased power consumption required by these devices for operation, which prevents efficient deployment of networks on edge devices. In the Internet of Things (IoT) domain, Field programmable gate arrays (FPGAs) are considered a powerful alternative since their flexible architecture can run the DNNs with much less energy. The enormous amount of effort and time required for the entire end-to-end edge-aware deployment urged us to develop DeepEdgeSoc, an integrated framework for deep learning (DL) design and acceleration. DeepEdgeSoc is an overarching framework under which DNNs can be built. DeepGUI, a visual drag-and-drop DNN design environment, plays an important role in accelerating the network design phase. In DeepEdgeSoc, the networks can be quantized and compressed to suite the underlying edge devices in terms of size and energy. DeepEdgeSoc goes beyond the software level by converting the networks to appropriate FPGA implementations that can be directly synthesized and integrated within a System-on-Chip (SoC).
引用
收藏
页数:18
相关论文
共 31 条
[1]  
Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
[2]  
Adeel A, 2019, SPRINGER NAT HAZARDS, P57, DOI 10.1007/978-981-13-0992-2_5
[3]   Real-Time Energy Efficient Hand Pose Estimation: A Case Study [J].
Al Koutayni, Mhd Rashed ;
Rybalkin, Vladimir ;
Malik, Jameel ;
Elhayek, Ahmed ;
Weis, Christian ;
Reis, Gerd ;
Wehn, Norbert ;
Stricker, Didier .
SENSORS, 2020, 20 (10)
[4]  
[Anonymous], 2018, FSP Workshop 2018
[5]  
Fifth International Workshop on FPGAs for Software Programmers. VDE
[6]  
Bai J., 2019, OPEN NEURAL NETWORK
[7]  
Bengio Y, 2013, Arxiv, DOI [arXiv:1308.3432, DOI 10.48550/ARXIV.1308.3432]
[8]  
deepcognition, DEEP LEARN STUD
[9]   Fast inference of deep neural networks in FPGAs for particle physics [J].
Duarte, J. ;
Han, S. ;
Harris, P. ;
Jindariani, S. ;
Kreinar, E. ;
Kreis, B. ;
Ngadiuba, J. ;
Pierini, M. ;
Rivera, R. ;
Tran, N. ;
Wu, Z. .
JOURNAL OF INSTRUMENTATION, 2018, 13
[10]  
Fahim F, 2021, Arxiv, DOI [arXiv:2103.05579, 10.48550/arXiv.2103.05579]