SoCProbe: Compositional Post-Silicon Validation of Heterogeneous NoC-Based SoCs

被引：0

作者：

Tombesi, Gabriele ^{[1
]}

Zuckerman, Joseph ^{[1
]}

Mantovani, Paolo ^{[1
]}

Giri, Davide ^{[1
]}

dos Santos, Maico Cassel ^{[1
]}

Jia, Tianyu ^{[2
]}

Brooks, David ^{[2
]}

Wei, Gu-Yeon ^{[2
]}

Carloni, Luca P. ^{[1
]}

机构：

[1] Columbia Univ, New York, NY 10027 USA

[2] Harvard Univ, Cambridge, MA 02138 USA

来源：

IEEE DESIGN & TEST | 2023年 / 40卷 / 06期

基金：

美国国家科学基金会;

关键词：

Registers; Pins; Computer architecture; Computer bugs; Software; Scalability; Prototypes; NETWORKS; DESIGN; REUSE;

D O I：

10.1109/MDAT.2023.3310355

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This article introduces a novel debug unit enabling compositional postsilicon validation of heterogeneous SoCs. The unit's effectiveness is demonstrated in post-silicon validation by integrating it into a 12-nm complex SoC prototype. -Mahdi Nikdast, Colorado State University, USA -Miquel Moreto, Barcelona Supercomputing Center, Spain -Masoumeh (Azin) Ebrahimi, KTH Royal Institute of Technology, Sweden -Sujay Deb, IIIT Delhi, India

引用

页码：64 / 75

页数：12

共 50 条

[21] A path-based methodology for post-silicon timing validation
Lee, L
Wang, LC
Mak, TM
Cheng, KT
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 713 - 720
[22] Sniffer: A Machine Learning Approach for DoS Attack Localization in NoC-Based SoCs
Sinha, Mitali
Gupta, Setu
Rout, Sidhartha Sankar
Deb, Sujay
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2021, 11 (02) : 278 - 291
[23] CoQoS: Coordinating QoS-aware shared resources in NoC-based SoCs
Li, Bin
Zhao, Li
Iyer, Ravi
Peh, Li-Shiuan
Leddige, Michael
Espig, Michael
Lee, Seung Eun
Newell, Donald
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2011, 71 (05) : 700 - 713
[24] Constrained Signal Selection for Post-Silicon Validation
Basu, Kanad
Mishra, Prabhat
Patra, Priyadarsan
2012 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2012, : 71 - 75
[25] CaCAO: Complex and Compositional Atomic Operations for NoC-Based Manycore Platforms
Rheindt, Sven
Schenk, Andreas
Srivatsa, Akshay
Wild, Thomas
Herkersdorf, Andreas
ARCHITECTURE OF COMPUTING SYSTEMS, 2018, 10793 : 139 - 152
[26] Signal Selection Heuristics for Post-Silicon Validation
Tummala, Suprajaa
Liu, Xiaobang
Vemuri, Ranga
PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 401 - 407
[27] Efficient Hierarchical Post-Silicon Validation and Debug
Kalimuthu, Pandy
Basu, Kanad
Schafer, Benjamin Carrion
2021 34TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2021 20TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES 2021), 2021, : 258 - 263
[28] Test Pin Count Reduction for NoC-based Test Delivery in Multicore SOCs
Richter, Michael
Chakrabarty, Krishnendu
DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 787 - 792
[29] On Multiplexed Signal Tracing for Post-Silicon Validation
Liu, Xiao
Xu, Qiang
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (05) : 748 - 759
[30] Reaching Coverage Closure in Post-silicon Validation
Adir, Allon
Nahir, Amir
Ziv, Avi
Meissner, Charles
Schumann, John
HARDWARE AND SOFTWARE: VERIFICATION AND TESTING, 2011, 6504 : 60 - +

← 1 2 3 4 5 →