SoCProbe: Compositional Post-Silicon Validation of Heterogeneous NoC-Based SoCs

被引：0

作者：

Tombesi, Gabriele ^{[1
]}

Zuckerman, Joseph ^{[1
]}

Mantovani, Paolo ^{[1
]}

Giri, Davide ^{[1
]}

dos Santos, Maico Cassel ^{[1
]}

Jia, Tianyu ^{[2
]}

Brooks, David ^{[2
]}

Wei, Gu-Yeon ^{[2
]}

Carloni, Luca P. ^{[1
]}

机构：

[1] Columbia Univ, New York, NY 10027 USA

[2] Harvard Univ, Cambridge, MA 02138 USA

来源：

IEEE DESIGN & TEST | 2023年 / 40卷 / 06期

基金：

美国国家科学基金会;

关键词：

Registers; Pins; Computer architecture; Computer bugs; Software; Scalability; Prototypes; NETWORKS; DESIGN; REUSE;

D O I：

10.1109/MDAT.2023.3310355

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This article introduces a novel debug unit enabling compositional postsilicon validation of heterogeneous SoCs. The unit's effectiveness is demonstrated in post-silicon validation by integrating it into a 12-nm complex SoC prototype. -Mahdi Nikdast, Colorado State University, USA -Miquel Moreto, Barcelona Supercomputing Center, Spain -Masoumeh (Azin) Ebrahimi, KTH Royal Institute of Technology, Sweden -Sujay Deb, IIIT Delhi, India

引用

页码：64 / 75

页数：12

共 50 条

[11] Transaction-Based Online Debug for NoC-Based Multiprocessor SoCs
Dehbashi, Mehdi
Fey, Goerschwin
2014 22ND EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2014), 2014, : 400 - 404
[12] Test scheduling of NoC-based SoCs using multiple test clocks
Ahn, Jin-Ho
Kang, Sungho
ETRI JOURNAL, 2006, 28 (04) : 475 - 485
[13] On Signal Tracing in Post-Silicon Validation
Xu, Qiang
Liu, Xiao
2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 259 - 264
[14] Hybrid Test Data Transportation Scheme for Advanced NoC-Based SoCs
Ansari, M. Adil
Kim, Dooyoung
Jung, Jihun
Park, Sungju
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2015, 15 (01) : 85 - 95
[15] Mapping Algorithms for NoC-based Heterogeneous MPSoC Platforms
Singh, Amit Kumar
Wu Jigang
Prakash, Alok
Srikanthan, Thambipillai
PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 133 - 140
[16] Post-Silicon Validation, Debug and Diagnosis
Mishra, Prabhat
Fujita, Masahiro
Singh, Virendra
Tamarapalli, Nagesh
Kumar, Sharad
Mittal, Rajesh
2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : LXIII - LXV
[17] Tutorial: Post-Silicon Validation and Diagnosis
Basu, Kanad
Kundu, Subhadip
2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 9 - 10
[18] Distributed SDN Architecture for NoC-based Many-core SoCs
Ruaro, Marcelo
Velloso, Nedison
Jantsch, Axel
Moraes, Fernando G.
PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), 2019,
[19] A Distributed AXI-based Platform for Post-Silicon Validation
Neishaburi, M. H.
Zilic, Zeljko
2011 IEEE 29TH VLSI TEST SYMPOSIUM (VTS), 2011, : 8 - 13
[20] Trace-based post-silicon validation for vlsi circuits
Liu, Xiao
Xu, Qiang
1600, Springer Verlag, Tiergartenstrasse 17, Heidelberg, D-69121, Germany (252): : 1 - 123

← 1 2 3 4 5 →