BEOL-Compatible Bilayer Reprogrammable One-Time Programmable Memory for Low-Voltage Operation

被引:6
作者
Chen, Ying-Chen [1 ]
Lin, Chao-Cheng [2 ]
Lin, Chang-Hsien [2 ]
Chang, Yao-Feng [3 ]
机构
[1] No Arizona Univ, Sch Informat Comp & Cyber Syst, Elect & Comp Engn, Flagstaff, AZ 86011 USA
[2] Taiwan Semicond Res Inst TSRI, Tainan 704017, Taiwan
[3] Intel Corp, Hillsboro, OR 97124 USA
关键词
Switches; Nonvolatile memory; Memory management; Hafnium oxide; Fuses; Security; Scanning electron microscopy; Nonvolatile memory (NVM); programmable read-only memory (PROM); self-rectified memory; sneak path; DEVICES; ARRAY; RRAM;
D O I
10.1109/TED.2023.3237508
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, an engineered submicrometerscale bilayer stacking in via-type one-time programmable (OTP) memory and self-rectified resistive switching memory [resistive random access memory (ReRAM)] is demonstrated. The current development has achieved that co-existing memory functionality (OTP and ReRAM) with mitigating scaling requirement (fuse voltage trending with via size scaling), low fabrication complexity [viafuse vs. gate-dielectric anti-fuse (AF)], and match with the current metal fuse technology (> 2 V). In addition, an electrode engineered has been proposed to realize low programming voltage (similar to 1.9 V) in via-fuse OTP featuring by metal-insulator-metal advanced back-end-of-line (BEOL) process with ruthenium materials. The impact of via-size, programming window, stacked structures, and integration capability has been extensively studied. Our results provide a pathfinding of high density, integration capability, low programming voltage, multifunctionality between programmable read-only memory (PROM), and resistive switching memory co-existing in future embedded applications.
引用
收藏
页码:1042 / 1047
页数:6
相关论文
共 32 条
  • [1] A 0.3-V Conductance-Based Silicon Neuron in 0.18 μm CMOS Process
    Akbari, Meysam
    Hussein, Safwan Mawlood
    Chou, Ting-, I
    Tang, Kea-Tiong
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (10) : 3209 - 3213
  • [2] Complementary Metal-Oxide Semiconductor and Memristive Hardware for Neuromorphic Computing
    Azghadi, Mostafa Rahimi
    Chen, Ying-Chen
    Eshraghian, Jason K.
    Chen, Jia
    Lin, Chih-Yang
    Amirsoleimani, Amirali
    Mehonic, Adnan
    Kenyon, Anthony J.
    Fowler, Burt
    Lee, Jack C.
    Chang, Yao-Feng
    [J]. ADVANCED INTELLIGENT SYSTEMS, 2020, 2 (05)
  • [3] Comprehensive scaling study of NbO2 insulator-metal-transition selector for cross point array application
    Cha, Euijun
    Park, Jaehyuk
    Woo, Jiyong
    Lee, Daeseok
    Prakash, Amit
    Hwang, Hyunsang
    [J]. APPLIED PHYSICS LETTERS, 2016, 108 (15)
  • [4] Embedded emerging memory technologies for neuromorphic computing: temperature instability and reliability
    Chang, Yao-Feng
    Karpov, Ilya
    Hopkins, Reed
    Janosky, David
    Medeiros, Jacob
    Sherrill, Benjamin
    Zhang, Jiahan
    Huang, Yifu
    Pramanik, Tanmoy
    Chen, Albert
    Acosta, Tony
    Guler, Abdullah
    O'Donnell, James A.
    Quintero, Pedro A.
    Strutt, Nathan
    Golonzka, Oleg
    Connor, Chris
    Lee, Jack C.
    Hicks, Jeffrey
    [J]. 2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2021,
  • [5] Dual-Functional Hybrid Selectorless RRAM and Selection Device for Memory Array Application
    Chen, Ying-Chen
    Lee, Jack
    Lin, Chih-Yang
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (09) : 4363 - 4367
  • [6] Post-Moore Memory Technology: Sneak Path Current (SPC) Phenomena on RRAM Crossbar Array and Solutions
    Chen, Ying-Chen
    Lin, Chao-Cheng
    Chang, Yao-Feng
    [J]. MICROMACHINES, 2021, 12 (01)
  • [7] Current-Sweep Operation on Nonlinear Selectorless RRAM for Multilevel Cell Applications
    Chen, Ying-Chen
    Lin, Chih-Yang
    Cho, Hyojong
    Kim, Sungjun
    Fowler, Burt
    Lee, Jack C.
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2020, 49 (06) : 3499 - 3503
  • [8] A Novel Resistive Switching Identification Method through Relaxation Characteristics for Sneak-path-constrained Selectorless RRAM application
    Chen, Ying-Chen
    Lin, Chao-Cheng
    Hu, Szu-Tung
    Lin, Chih-Yang
    Fowler, Burt
    Lee, Jack
    [J]. SCIENTIFIC REPORTS, 2019, 9 (1)
  • [9] Graphite-based selectorless RRAM: improvable intrinsic nonlinearity for array applications
    Chen, Ying-Chen
    Hu, Szu-Tung
    Lin, Chih-Yang
    Fowler, Burt
    Huang, Hui-Chun
    Lin, Chao-Cheng
    Kim, Sungjun
    Chang, Yao-Feng
    Lee, Jack C.
    [J]. NANOSCALE, 2018, 10 (33) : 15608 - 15614
  • [10] Internal filament modulation in low-dielectric gap design for built-in selector-less resistive switching memory application
    Chen, Ying-Chen
    Lin, Chih-Yang
    Huang, Hui-Chun
    Kim, Sungjun
    Fowler, Burt
    Chang, Yao-Feng
    Wu, Xiaohan
    Xu, Gaobo
    Chang, Ting-Chang
    Lee, Jack C.
    [J]. JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2018, 51 (05)