A Parametrizable Template for Approximate Logic Synthesis

被引:2
|
作者
Rezaalipour, Morteza [1 ]
Biasion, Marco [1 ]
Scarabottolo, Ilaria [1 ]
Constantinides, George A. [2 ]
Pozzi, Laura [1 ]
机构
[1] USI, Lugano, Switzerland
[2] Imperial Coll London, London, England
来源
2023 53RD ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS WORKSHOPS, DSN-W | 2023年
关键词
DESIGN;
D O I
10.1109/DSN-W58399.2023.00049
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents XPAT, a novel algorithm for the generation of approximate circuits which employs an SMT solver to shape the final resulting circuit on a given parametrizable template. The solver outlines which products of which input literals must be included in the final circuit in order to undergo a given error constraint. A miter is created containing the exact circuit description, the template, and a measure of the tolerated error, and by carefully tuning some template key parameters, such as limiting the number of literals per product, this algorithm is able to derive circuits that outperform the state of the art in terms of area. XPAT retrieved circuits with area smaller than those found by state of the art methods in 75% of the cases, and on average obtained 9.85% (up to 60.4% in some cases) improvement in area savings.
引用
收藏
页码:175 / 178
页数:4
相关论文
共 50 条
  • [21] Compressor based hybrid approximate multiplier architectures with efficient error correction logic
    Uppugunduru, Anil Kumar
    Bharadwaj, S. Vignesh
    Ahmed, Syed Ershad
    COMPUTERS & ELECTRICAL ENGINEERING, 2022, 104
  • [22] Circuit-Level Techniques for Logic and Memory Blocks in Approximate Computing Systemsx
    Amanollahi, Saba
    Kamal, Mehdi
    Afzali-Kusha, Ali
    Pedram, Massoud
    PROCEEDINGS OF THE IEEE, 2020, 108 (12) : 2150 - 2177
  • [23] The application of a specific morphinan template to the synthesis of galanthamine
    Yamamoto, Naoshi
    Okada, Takahiro
    Harada, Yukimasa
    Kutsumura, Noriki
    Imaide, Satomi
    Saitoh, Tsuyoshi
    Fujii, Hideaki
    Nagase, Hiroshi
    TETRAHEDRON, 2017, 73 (39) : 5751 - 5758
  • [24] Template synthesis and photochromism of a layered zinc diphosphonate
    Li, Jin-Hua
    Han, Song-De
    Pan, Jie
    Xue, Zhen-Zhen
    Wang, Guo-Ming
    Wang, Zong-Hua
    Bao, Zhen-Zhen
    CRYSTENGCOMM, 2017, 19 (08) : 1160 - 1164
  • [25] Template-free synthesis of mesoporous polymers
    Sang, Xinxin
    Peng, Li
    Zhang, Jianling
    Han, Buxing
    Xue, Zhimin
    Liu, Chengcheng
    Yang, Guanying
    CHEMICAL COMMUNICATIONS, 2014, 50 (60) : 8128 - 8130
  • [26] MIDAS: Mutual Information Driven Approximate Synthesis
    Boroumand, Sina
    Bouganis, Christos-Savvas
    Constantinides, George A.
    2022 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2022), 2022, : 50 - 55
  • [27] A Logic Synthesis Methodology for Low-Power Ternary Logic Circuits
    Kim, Sunmean
    Lee, Sung-Yun
    Park, Sunghye
    Kim, Kyung Rok
    Kang, Seokhyeong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (09) : 3138 - 3151
  • [28] Synthesis of Approximate Parallel-Prefix Adders
    Stefanidis, Apostolos
    Zoumpoulidou, Ioanna
    Filippas, Dionysios
    Dimitrakopoulos, Giorgos
    Sirakoulis, Georgios Ch.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (11) : 1686 - 1699
  • [29] New Logic Synthesis as Nanotechnology Enabler
    Amaru, Luca
    Gaillardon, Pierre-Emmanuel
    Mitra, Subhasish
    De Micheli, Giovanni
    PROCEEDINGS OF THE IEEE, 2015, 103 (11) : 2168 - 2195
  • [30] Logic Synthesis for Established and Emerging Computing
    Testa, Eleonora
    Soeken, Mathias
    Amaru, Luca Gaetano
    De Micheli, Giovanni
    PROCEEDINGS OF THE IEEE, 2019, 107 (01) : 165 - 184