A Parametrizable Template for Approximate Logic Synthesis

被引:2
|
作者
Rezaalipour, Morteza [1 ]
Biasion, Marco [1 ]
Scarabottolo, Ilaria [1 ]
Constantinides, George A. [2 ]
Pozzi, Laura [1 ]
机构
[1] USI, Lugano, Switzerland
[2] Imperial Coll London, London, England
来源
2023 53RD ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS WORKSHOPS, DSN-W | 2023年
关键词
DESIGN;
D O I
10.1109/DSN-W58399.2023.00049
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents XPAT, a novel algorithm for the generation of approximate circuits which employs an SMT solver to shape the final resulting circuit on a given parametrizable template. The solver outlines which products of which input literals must be included in the final circuit in order to undergo a given error constraint. A miter is created containing the exact circuit description, the template, and a measure of the tolerated error, and by carefully tuning some template key parameters, such as limiting the number of literals per product, this algorithm is able to derive circuits that outperform the state of the art in terms of area. XPAT retrieved circuits with area smaller than those found by state of the art methods in 75% of the cases, and on average obtained 9.85% (up to 60.4% in some cases) improvement in area savings.
引用
收藏
页码:175 / 178
页数:4
相关论文
共 50 条
  • [1] Approximate Logic Synthesis: A Survey
    Scarabottolo, Ilaria
    Ansaloni, Giovanni
    Constantinides, George A.
    Pozzi, Laura
    Reda, Sherief
    PROCEEDINGS OF THE IEEE, 2020, 108 (12) : 2195 - 2213
  • [2] Logic Synthesis of Approximate Circuits
    Venkataramani, Swagath
    Kozhikkottu, Vivek J.
    Sabne, Amit
    Roy, Kaushik
    Raghunathan, Anand
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2503 - 2515
  • [3] ALFANS: Multilevel Approximate Logic Synthesis Framework by Approximate Node Simplification
    Wu, Yi
    Qian, Weikang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (07) : 1470 - 1483
  • [4] Approximate Logic Synthesis of Very Large Boolean Networks
    Echavarria, Jorge
    Wildermann, Stefan
    Teich, Juergen
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1552 - 1557
  • [5] Approximate Logic Synthesis Using Boolean Matrix Factorization
    Ma, Jingxiao
    Hashemi, Soheil
    Reda, Sherief
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (01) : 15 - 28
  • [6] AxLS: A Framework for Approximate Logic Synthesis Based on Netlist Transformations
    Castro-Godinez, Jorge
    Barrantes-Garcia, Humberto
    Shafique, Muhammad
    Henkel, Jorg
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (08) : 2845 - 2849
  • [7] A Formal Framework for Maximum Error Estimation in Approximate Logic Synthesis
    Scarabottolo, Ilaria
    Ansaloni, Giovanni
    Constantinides, George A.
    Pozzi, Laura
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (04) : 840 - 853
  • [8] MECALS: A Maximum Error Checking Technique for Approximate Logic Synthesis
    Meng, Chang
    Sun, Jiajun
    Mai, Yuqi
    Qian, Weikang
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [9] HEDALS: Highly Efficient Delay-Driven Approximate Logic Synthesis
    Meng, Chang
    Zhou, Zhuangzhuang
    Yao, Yue
    Huang, Shuyang
    Chen, Yuhang
    Qian, Weikang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (11) : 3491 - 3504
  • [10] FALSAx: An Integrated Framework for Accuracy and Logic Synthesis Estimation of Approximate Adders
    da Rosa, Morgana Macedo Azevedo
    Antonietti, Leonardo
    Lopes, Rodrigo
    Barros, Eloisa
    da Costa, Eduardo Antonio Cesar
    Soares, Rafael
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024,